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Abstract
An isolated quasi-resonant multilevel dc-dc converter Multi-Phase
Single-Stage Topology for 380 V VRM application
by Roberto RIZZOLATTI
The power supply evolution for data centers and networking applications
demands a continuous improvement in the efficiency at system and con-
verter levels. Higher voltage distribution system and less conversion steps
are necessary to increase the efficiency of the overall distribution system. To
implement more efficient power conversion systems 48 V dc at rack level re-
cently has been adopted ensuring higher overall efficiency, isolation design
and phase shedding in light load; but rack-level dc distribution can be per-
formed at a higher level of dc voltage such as 380 V dc. An advantage over
48 V dc distribution is that a more efficient ac/dc converter may be used, re-
sulting in higher overall efficiency. For higher voltage dc distribution system
a voltage regulator modules (VRM) is currently realized using a two-stage
approach, with an intermediate 12 V dc bus.
The challenge is to operate at high-efficiency with a single stage conver-
sion directly from 380 V dc bus operating as high-voltage point-of-load (HV
POL) converter, including a multi-phase approach and phase-shedding ca-
pabilities, maintaining high power density and dynamic performance com-
parable with 48 V VRM single-stage.
This dissertation presents an innovative single-stage approach for the 380
V VRM based on a quasi-resonant multilevel topology constant on-time (COT)
operation. The proposed topology inherently integrates the multiphase ap-
proach, providing fast phase shedding and flat high efficiency curves even
at light load conditions. This is a unique advantage, which is not possible
to establish in the two stage approach, which is very important in server
architectures, and where high efficiency is required even at light load condi-
tions. This dissertation analyses different high step down topologies includ-
ing the aforementioned multilevel one, comprising a control architecture for
fast transient response, the current sharing capabilities, and a solution for
implementing the integrated magnetics.
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This chapter presents the motivations, objectives and an overview of this dis-
sertation. The challenges of the state-of-the-art of Power Distribution System
Architecture in Data Centers are investigated to determinate how they can
fulfill the energy efficiency requirement and the power delivery demands of
future microprocessors. This chapter provides a reviews of this field, fol-
lowed by the scope of research.
1.1 Data Centers Energy Efficiency
Climate change is recognised as one of the key challenges that the modern
society is facing. The Information Technology (IT) sector, including data cen-
ters, generates up to 2% of CO2 emissions. Today 12 million computer servers
in 3 million data centers deliver all United States on-line activities [1] and also
we have been seeing a rapid increase of cloud computing and the high de-
mand for digital content. In 2030 slightly 12% of the total electric power will
be used to supply data centers [2] [3]. On the contrary, the progress in energy
efficiency for data center power distribution system is slower than it needs
to be.
Among the measures to mitigate the impact of climate change a key com-
ponent is the energy efficiency of all systems. The energy consumption can
be attributed primarily to the IT demands and cooling system but actually is
not the only issue that a power distribution system is facing. Indeed, today in
data centers, the most common operating points corresponds with the lowest
energy-efficiency region [4], on the other hand the highest energy-efficiency
region correspond with uncommon operating points. Most of servers in data
centers are on 24/7 waiting to receive data just only because the process-
ing power capacity of servers is typically planned to handle the peak annual
traffic. This paradox will require significant rethinking of components and
systems at power architecture level.
Power architecture should address between the energy-efficiency equip-
ment used in data centers and the behaviour of server workloads. An ideally
machine should consume zero power when idle and gradually more power
proportionally with the activity level. Thus, new design rules should be
based on assumptions: without data to elaborate there is not energy consump-
tion. Actually it is not possible, but following this concept this dissertation
would address these challenges.
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1.1.1 Power Usage
Power usage is also an important concern in designing power delivery archi-
tecture. In a typical data center more or less than half of energy consumed is
delivered to computer load, on the other hand the second half is lost in power
conversion and cooling. As reported in section 1.1 this is partially due to the
power delivery architecture which is not designed on the assumption that
a lot of machines work in idle mode. In almost all data centers, all around
the world, the hardware does not easily adapt its power usage at different
load condition. This dilemma can be overcome by projecting the hardware
with the concept of energy proportionality which is the only way to improve
the overall efficiency. Indeed, energy optimization is a complex end to end
problem, because is requiring an intricate coordination between hardware,
software, applications, security rules and operations organizations.
Even if the overall power consumption will vary significantly depending
on the power architecture system from the grid system to the motherboard,
it is important to be aware how energy is used in a typical data center moth-
erboard [5]. For a given workload the graph in Fig. 1.1 indicates the CPU
as the dominator of energy consumption because has been adopted a better
thermal management which allow to run the CPU to their maximum power
envelope, whilst the memory consumption presents a reversed trend due to
better energy management and new memory technology. In DRAM, voltage
has dropped from 1.8 V down to 1.2 V
FIGURE 1.1: Approximate distribution of power usage in a
modern data center.
1.1.2 Source of Efficiency losses in Data Centers and Energy-
Proportional
As discussed earlier, energy management in data center is now one of the
key issue for this business. In this scenario the reduction of all energy-related
costs and environmental impact is very important. Many energy saving tech-
niques have been developed in the last few decades to fill the gaps at all
conversions level. Thus, it is important to be aware about these conversions
step: from the grid the first two transformation steps from 100 kV to 10-15 kV
and then down to typically 480 V are usually very efficiency around typically
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half a percentage point. Inside the building the UPS causes most of the elec-
trical losses (around 88% of efficiency), due to two steps conversion AC/DC
DC/AC. After the UPS there is the power distribution unit with low losses,
then down to the rack with a very long cable >100m. Typically the distribu-
tion energy usage in a conventional data center is 50% in the IT equipment
whilst 25% comes from the cooling system which is historical due to lack of
attention to efficiency [6]. A better power system architecture can greatly de-
crease the overall consumption because it can reduce at the same time cooling
system power usage.
As reported in section 1.1.1 CPU is the dominator of energy consumption
which historically have bad reputation regarding the power usage. Conse-
quently, today in data centers one of the main problem is the Energy Proportional
issue [4]. The mismatch between server workload and server energy effi-
ciency, of the power delivery system, must be fixed at hardware level. The
system are inefficient when lightly used because lack of attention from hard-
ware engineers, about the importance of all energy efficiency region. In the
last years the energy proportionality has been added as a design goal. The
assumption of linearity between activity and power usage is one of the main
reason of the research activities presented in this dissertation.
1.2 Power Distribution System Architecture in Data
Center and New Proposed Architecture
The purpose of this section is to hand over a general background about the
typical power distribution system architecture in data center. Before going
deeply in details about power distribution system at rack level, it is impor-
tant to clarify what is rack level and give a general overview of what there is
from the grid system to the rack.
Power first enters at a utility station transforming the high voltage 110 kV
to the medium voltage 50 kV. The medium voltage is used for the distribution
in the site where there are unit substations for medium-to-low voltage trans-
formation, typically bellow 1 kV. From here the low-voltage lines going to the
uninterruptible-power-supply system (UPS) which in general take a second
feed from a set of diesel generators. From the UPS the lines are routed to the
data center floor and finally connected to Power Distribution Units (PDU).
PDUs, in a typical power distribution system architecture are the last layer
before the facility-level distribution system [5]. Existing power architectures
may be divided into three categories: rack-level DC, facility-level DC and
AC [7].
Through an analysis of several Power Distribution System at facility level
in [8] is shown that different architectures give an important improvement
for the overall power conversion efficiency.
Before explain what is a typical power distribution system at rack level it
is important to understand what are the digital loads in data center and why
their power consumption is increasing.
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1.2.1 Evolution of Microprocessors
The central processing units CPU are the hear of computation in a server’s
motherboard. In order to achieve more powerful computation more and
more transistor are integrated with higher clock frequency. In Fig. 1.2(a)
are reported the number of transistors in a microprocessor. This number has
been growing exponentially from 2300 to 1 billion transistor from 1974 to
2013 [9] [10]. Even the trend of the clock frequency, reported in Fig. 1.2(b)
has been growing from 108 kHz to over 3 GHz. In general, the approximate
power consumption of a typical CPU is proportional to the clock frequency.
From 2005 Intel and IBM has been adopted multi-core technology to boost
the performance of the CPU without increasing the clock frequency, as is pos-
sible to get from Fig. 1.2(b). The core counts will keep increasing every year
because of the general advantages in the computation performance [11]. Re-
garding the design of the thermal power the cores utilization have been be-
come important, in fact, in order to further minimize the thermal dissipation
each core has been powered by an individual voltage rail. The strategy, to
save energy, is to adjust dynamically according to its computation demand.
Thus, nowadays almost all CPUs are supplied by two stages: the fist is the
classic voltage regulator module (VRM) mounted on the motherboard whilst
the second is a fully integrated voltage regulators (FIVR) inside the CPU
which power each core in a CPU. The second stage (FIVR) needs to switch at
very high frequency because an high bandwidth control are needed to keep
a minimum number of output capacitors. In Haswell CPU the internal FIVR
has a switching frequency of 140 MHz to reach 80 MHz of bandwidth [12].
Another drawback caused by multi cores architecture is that lover voltage
external supply, from the first stage, are needed, increasing the current and
transient requirement. Now the question is, why CPU and not something
else? The new challenge is ASIC Clouds whose are promise of accelerating
computing performance with greatly improved power efficiency.
1.2.2 Specializing the ASIC Data Center
In the last ten years the services which are built around the Cloud model
have been growing exponentially. For example, Facebook’s face recognition
system, Siri answer speech queries, YouTube videos, etc., etc [13]. At single
node level is well known how ASICs can offer an improvements in energy-
efficiency and elaboration performance, because it can work with specialized
instructions. ASICs can achieve large reduction in silicon area which results
in a general energy saving versus a typical CPUs. Moreover ASIC Clouds
exploit a general optimization at rack level and motherboard level. At rack
level the thermal dissipation of a typical ASIC results easier [13], comparing
with typical application based on CPUs. More importantly, the specializa-
tion of ASIC reduces the overall Bill of Material (BOM) of the motherboard,
resulting in a wider power delivery network. All such kind of application
requires specialized VRM able to step current down to the 0.4-1.5 V ASIC
core voltage, with a power level that can reach 600-800 W. In this scenario
it is important to find an architecture which can optimize the VRM project
1.2. Power Distribution System Architecture in Data Center and New
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FIGURE 1.2: a) Trend in transistor integration on a CPU, b)
trend in clock speed of CPU.
under different aspects, such as: impact on the RMS current in the bus of the
rack, power density of the VRM, power delivery network, power efficiency
of VRM and its dynamic performance.
1.2.3 From 12 V dc to 48 V dc bus
In Fig. 1.3 is depicted a typical power distribution architecture with a 12 V
dc bus at rack level. The power architecture proposed in Fig. 1.3 is burdened
with many conversion stages: inside the UPS the ac input is converted to dc
voltage which is connected to an energy storage system, i.e. a battery, and
then it is converted to ac. The ac output of the UPS is converted to dc voltage
around 400 V dc. This dc voltage is stepped down with an isolated dc-dc
converter to 12 V dc. Then VRs converters step the voltage down to main
computing low voltage rails with high current consumption.
Nowadays the challenges of 12 V power delivery are becoming hard.
Data centers today use more kilowatts per rack. In the past a typical rack
was designed for 4 to 5 kW but now it can reach 10 kW and actually in the
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future it could reach 30 kW [14], hence the current in the 12 V bus bar is
causing high copper losses, while in the future will be unsustainable for low
voltage bus. Thus, since the power losses increases by the square of the cur-
rent (I2R), an higher voltage is required to limit distribution losses and even
the amount of copper required to carry all current.
To implement more efficient power conversion systems it is mandatory to
shift to higher bus voltage at rack-level dc like 48 V, instead of 12 V, which
was recently proposed by V ICOR [15] and STMicroelectronics (ST) [16].
48 V dc enables higher overall efficiency and power supply volume reduc-
tion [17]. In Fig. 1.4 is proposed the Google data center power distribution
architecture open compute racks [18], which introduces a new standard for
data center. The transition from 12 V dc to 48 V dc at rack level provides sev-
eral benefits: an overall reduction of power losses due to higher voltage bus,
less conversion steps and better deployment flexibility. Moreover, the UPS is
replaced by a battery bank placed at rack level leading to an optimized use



















FIGURE 1.3: Power distribution architecture with a 12-V dc bus.
Due to the large conversion ratio from 48 V to PoL, the most common ap-
proach is the two-stage conversion system outlined in Fig. 1.5(a), in which
an intermediate 12 V dc bus is used. The first stage is usually implemented
using LLC resonant converters [19] [20] or Switched-capacitor dc-dc resonant
converters [21] [22]. The second stage uses a multi-phase buck voltage reg-
ulation module (VRM) topology which is fed from the 12 V dc bus [23] [24]
[25].
Nowadays, the bus converter is able to reach a peak efficiency of 96% or
higher and the VRM can reach 94% or above, which results in an overall peak
efficiency slightly around 90%. However, in VRM applications, the most rel-
evant key performance index is not the peak efficiency, but a flat efficiency
curve starting from light load to full load conditions. This is of paramount
importance to consider, as the server processors always switch from light
to heavy load conditions, remaining at light load for most of the time [4].
For these reasons, the controller of the second stage, i.e. the multiphase buck
VRM, provides the phase shedding functionality to enable a flat efficiency for
a wide load range. However, the first stage usually has a more conventional
efficiency curve where the maximum peak is obtained only at medium load
conditions. Thus, in the combined two-stage solutions the efficiency curve is
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resulting in higher overall efficiency. For higher voltage DC distribution sys-
tem a voltage regulator modules (VRM) is currently realized using a two-
stage approach, with an intermediate 12 V dc bus [8]. The first stage is com-
monly implemented with a resonant converter [27] while the second stage
usually uses a multi-phase buck VRM topology that is fed from 12 V dc
bus [23]. The overall efficiency power supply chain becomes the product
of each power stages where, the Intermediate Bus Converter (IBC) 380V to
12V is able to reach 96.5% [27] or higher and the VRM of 94% [23] or bel-
low. However, in the VRM application, the desirable feature is a flat high
efficiency curve over the entire load range as underlined in Section 1.2.3 for
48 V dc. The architecture proposed in this work is depicted in Fig. 1.6, where


















FIGURE 1.6: Power distribution architecture with a 380-V dc
bus.
1.3 Voltage Regulators Module specification
In order to supply power to digital load, such as ASIC, CPU and GPU, with
high current and low voltage, the VRM power supply is used. The main
purpose of VRM is to maintain the voltage within the specification range
during a transient event. Moreover, when the microprocessor switches be-
tween active mode and sleep mode, which is a very common behaviour for
CPU, the VRM has to ensure high efficiency in all operating load conditions.
The only way to meet these requirements is to use interleaving technology,
such as parallel synchronous buck converter, which solve the large current
requirement and even the transient specification. In this section the main
VRM specifications are discussed in order to clarify how should be projected
a VRM converter.
1.3.1 Efficiency Requirement for Voltage Regulators
Efficiency performance is the main requirement for such kind of applica-
tions. As previously reported the power consumption of a typical rack is
around 10 kW and as depicted in Fig. 1.1 the CPU power usage in a typical
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workload covers 40% of the overall consumption. Thus, even half a per-
centage point of higher efficiency is an important saving. The two-stage ap-
proach (i.e. VICOR [27] and Maxim Integrated [23]) can guarantee a good
peak efficiency performance, but actually, as previously reported, the over-
all efficiency power supply chain becomes the product of each power stages.
This is foremost important to consider, since server processors always switch
from light to high load [4] [28]. The target is to project a power delivery sys-
tem witch provides a flat efficiency curve. Shifting at higher bus voltage the
overall efficiency can grow in all load conditions but actually can affect the
thermal management closed the CPU. For this reason the dc-dc converter has
to be projected with high peak efficiency, around 91%/92%.
1.3.2 Transient and Load Requirements for Voltage regulator
In the past, i.e. VRD 11.0 specification the maximum current slew rate was
300A/µs, with a load line of 1mΩ, maximum continuous load current (ICCTDC)
of 130 A and maximum load current (ICCMAX) of 150 A [30]. Nowadays, the
VRM specification are getting stricter, a typical VRM application for CPU
can reach a maximum load current of 240 A with a maximum slew rate of
750A/µs. In Fig. 1.7 are reported the equation for the load-line specification.
The vertical axis is the output voltage deviation from the voltage reference
V ID, and the horizontal axis is the output current of VRM. In Fig. 1.7 are
defined the typical load-line VtypLL , the maximum voltage curve VmaxLL and
the minimum voltage curve VminLL , whilst TOB is the tolerance band. As
reported, during a transient event the output voltage should be within the
load line band for both dynamic and static transient operation. From the
control point of view, the load-line dependence is achieve with an adaptive
voltage positioning control (AVP) [31]. During a step-down transient, the
output VRM voltage can be over the maximum voltage Vmax:LL load-line for
25µs. The overshoot can not exceed the overshoot releif threshold which is
V ID + ∆max. The specification on the voltage undershoots is more stricter
because may causes system lock-up.
1.3.3 Power Density and Power Delivery Requirements for
Voltage regulator
The number of the CPUs per rack have been growing year by year and even
the power delivery to the CPU is becoming more stricter due to less space for
the VRM, causing thermal issue and higher power requirement for CPU. In
the future, server microprocessors will have more power consumption and
stricter transient requirements. In this scenario one of the main limitation
comes from the power delivery network, in fact with higher current, the
VRM has to be placed more closed to the CPU. More closer is, more difficult
is to meet the occupation area requirement because of the digital interconnec-
tions. In fact, due to copper area limitation one main specification is the VRM
power density. Thus, if isolated topology are adopted, magnetic integration
structures can guarantee both high efficiency and high power density.










VmaxLL = V ID −RdroopIout
VtypLL = V ID −RdroopIout − TOB
VminLL = V ID −RdroopIout − 2TOB
FIGURE 1.7: Relationship between load-line specification and
time domain waveforms.
1.3.4 Challenges for VRM Design
As discussed in this section, power management for high current digital load
will be much more critical for future microprocessor. As the transient is be-
coming higher, an higher bandwidth control loop is needed, which results in
higher switching frequency. Not only VRM challenges, it is important to re-
draw the system at power architecture system level due to more power con-
sumption and to meet the efficiency and power density requirement at all
conversion stages. As discussed previously, higher single stage step down
are needed because of the trend for the new power distribution system ar-
chitecture [26] [8]. Shifting to higher bus voltage at rack-level like 48 V [18]
enables in higher overall efficiency at power distribution system level. In
this dissertation the main challenge is to ensure all of these requirements for
a single stage working as, high-voltage point-of-load (HV POL).
1.4 Background of Point of Load (POL) Converters
Earlier VRM converter used a single conventional topology but actually with
the increase of output current and with more strict transient requirement
low output inductor where needed. However, small inductance results in
large current ripple in steady-state operation causing high copper losses and
a large turn off loss. To overcome this issue CPES proposed an interleaving
technology [32] [33] [34]. It consists of N buck converters with the inputs
and outputs interconnected as depicted in Fig. 1.8. By interleaving N cells of
the same buck converter the current ripple is greatly reduced because of the
equivalent inductance Louteq = Lout/N . Interleaving VRMs can ensure high
efficiency, high power density, good dynamic response and more distributed
thermal dissipation. The interleaving concept was so successful and it has
became a standard in VRM industry, reaching high efficiency even for a 12 V
VRM [23].
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Nowadays with the significant improvements in the MOSFETs technol-
ogy the inductor is the barrier to higher power density. To overcome this
problem in [35] was proposed a three level buck converter which offers high
efficiency and power density. The gains is made by adding a flying capacitor
that reduces the MOSFETs voltage stress by half, allowing to use low voltage























FIGURE 1.8: Interleaving synchronous Buck converter for VRM
applications.
In recent years the VRM output currents has increased, while the output
voltage has decreased. Conventional synchronous buck converter suffers a
lot because of the small duty cycle, causing low efficiency and poor ripple
cancellation. Moreover high power consumption for CPU results in high
current in 12 V bus.
Today, one of the current trends in supplying high performance micro-
processors is the adoption of the 48 V dc bus. To supply from 48 V dc the
most common approach is the two-stage conversion system, as depicted in
Fig. 1.5, in which an intermediate 12 V dc bus is used. But actually, as before
reported and highlighted in Fig. 1.5 high step-down directly from 48 V are
needed. The challenge is to operate at high-efficiency with a single stage con-
version from the 48 V bus, including multi-phase and phase-shedding capa-
bilities. There have been several research studies on the 48 V VRMs. Previous
examples of dc-dc resonant topologies for VRM applications can be found
in [36], [37], [38] and [39]. In [40], the 48 V VRM developed in [37] was an-
alyzed including layout and thermal considerations for very high-frequency
operation. A cascaded buck converter was proposed in [41] in order to re-
duce voltage stress across each cell of the cascaded converter. However, a
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cascaded buck converter is very complex and eliminate the possibility of
using DrMOS devices which is very beneficial for power density and high
switching frequencies. In [42] a synchronous Buck converter using GaN is
proposed with a very high ratio step down. Using the high switching speed
of the GaN FET technology is possible to achieve a narrow duty cycle main-
taining high efficiency.
Recently an high efficiency 48 V VRM dc-dc converter was introduced
in [43], [44] and [45]. None of the previous attempts, however, are able to pro-
vide multiphase operation, phase-shedding and high efficiency compared to
the two-stage solutions. An interesting single-stage alternative is recently
investigated in [17] and [46] called Sigma converter. The first Sigma con-
verter was proposed in [47] [48]. The basic idea is to deliver the power to
the load in parallel using an high efficiency unregulated converter (i.e. LLC
converter) to handle most part of the power. The regulated converter can be
a classic buck converter which carries smaller part of the power. In order
to have high efficiency, using Sigma converter, the input voltage across the























FIGURE 1.9: Main concept of Sigma converter.
For the unregulated converter, LLC converter topology should be the best
candidate due to its properties, such as ZVS and ZCS for the secondary side
rectifier and ZVS for the primary side switches.
Recently one stage direct power conversion from 54 V based on full-bridge
current doubler is proposed in [49] where a prototype with a six transformer
turns ratio and a maximum secondary side voltage of 10. An half bridge cur-
rent doubler is proposed in [50] implemented with GaN technologies with a
peak efficiency of 93.7%. In all of these solutions the transformer is used for
achieving high step-down ensuring isolation.
1.5 380 V to POL VR technologies
The challenge now is to operate at high-efficiency with a single stage conver-
sion directly from 380 V dc bus operating as HV POL converter, including
a multi-phase approach and phase-shedding capabilities, maintaining high
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power density and dynamic performance comparable with 48 V VRM single-
stage. A conventional full-bridge that operates in phase-shifted (FBPS) with
center tapped rectifier may be used for converting the energy from 380 V DC
bus to microprocessor, as depicted in Fig. 1.10. In FBPS topology the key to
zero voltage switching is the amount of energy stored in the primary induc-
tance Lp [51] versus the energy required to charge and discharge the primary
MOSFETs parasitic capacitance and the transformer stray capacitance. More-
over a dissipative RCD snubber is necessary to mitigate the voltage ringing



























FIGURE 1.10: Circuit topology of FBPS converter with center
tapped rectifier.
However, because of high voltage stress for primary MOSFETs and high
transformer turns ratio, multi-phase primary side series and secondary side
paralleled (ISOP) interleaved converter system is needed to mitigate the pri-













FIGURE 1.11: Input series and output parallel structure based
on FBPS
In [55] and [56] an half-bridge current doubler is selected as HV POL con-
verter because the voltage gain from output voltage to input voltage is half
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comparing with the full bridge primary side [57]. Moreover in [56] a cur-
rent doubler rectifier was selected to simplified the transformer realization.
A symmetrical controlled half-bridge current doubler is proposed in an ISOP
connected system for HV POL where a load-dependent zero-voltage switch-
ing ZVS method was proposed improving the efficiency in both heavy and
light load conditions.
All the works presented in litterature can not ensure phase shedding op-
eration eliminating the benefit which actually a single stage HV POL can
ensure. Hence, it is important to find an optimal solution which can work
as a synchronous buck converter, ensuring ZVS in both turn off and turn on
maintaining high power density with good dynamic performance.
1.6 Dissertation Outline
The dissertation mainly focuses on the new single stage isolated VRM 380
V here proposed. To achieve this objective different topologies as high step
down to POL are explored.
The dissertation consists of six chapters, organized as follows.
Chapter 1 gives an introduction of the research background. It high-
lighted the main challenges of data center power distribution system. The
limitations of the existing power distribution architecture available nowa-
days are illustrated and is proposed our new architecture.
In Chapter 2 come up with a new single stage with high power density
high efficiency for POL application based on the full-bridge phase-shifted
quasi-resonant (FBPS-QR) converter that is the most suitable candidate for
VRM applications as HV POL from 380 V voltage input. Experimental results
are also reported for CPU and DDR VRM applications from 48 V. Then an IBC
from 380 V to 12 V based on quasi-resonant converter is proposed, highlight-
ing the trouble of poor switching performance for high voltage MOSFETs
which appears at 380 V input. Then some different topologies architecture,
based on FBPS-QR are presented in attempt to work as HV POL.
In Chapter 3, a novel multilevel topology for VRM application is pro-
posed. Our 380 V VRM is based on half-bridge multilevel phase-shift current-
doubler quasi-resonant (HBPS-QR) topology that enables ZVS operation both
at primary side and secondary side. The voltage stress for the primary MOS-
FETs, in the proposed quasi-resonant multilevel topology, is half of the volt-
age input allowing to use lower voltage MOSFETs which are less affected
from Coss nonlinear behavior. Moreover, half of turns ratio, for the planar
transformer, is needed comparing with FBPS-QR. The secondary side is im-
plemented in current-doubler topology with both noncoupled version and
coupled-inductor structure. A detailed analysis of the converter operations
are presented including experimental results.
In Chapter 4, are proposed different magnetic structures for both FBPS-
QR, presented in Chapter 2, and HBPS-QR accounted in Chapter 3. We will
discuss first a different geometrical approach to integrate a current-doubler
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with a transformer by using a planar technology and the second an innova-
tive integration of the current-doubler, the output inductances and the exter-
nal inductor connected to the primary side required for ZVS operation, using
a single magnetic component. Moreover, two different transformer structure
for HV POL are presented. Experimental results for integrated magnetics
structures and HV POL transformers are presented.
Chapter 5 provides a summary of the dissertation highlighting the benefit




High conversion ratio isolated
dc-dc converters for VRM
application
High step down converter is the key for improving the overall performance
of power distribution system in data center at rack level. In this chapter
different topologies as high step down isolated dc-dc will be presented high-
lighting the major benefit and drawback of each topology.
2.1 Constrains for 380 V VRM conversion
VRM converter takes a variety of form factors for different digital load (i.e.
GPU,CPU,AISCs etc) but actually the fundamental requirements for VRM
conversion are generally the same. VRM converter as HV POL has to en-
sure the same fundamental requirements that a typical VRM from 12 V input
voltage can guarantee, such as: efficiency, high step down, power density
and dynamic performance. In order to avoid extremely conversion ratio of
the converter higher turns ration n is normally selected. However, high turns
ratio will complicate the design of the transformer, such as: primary side re-
sistance, leakage inductance and inter-winding capacitance. Moreover, the
volume of transformer becomes large affecting the power density of the con-
verter. Another issue comes from the high input voltage of the application.
The high voltage stress on the primary side switches will increase dramati-
cally the power losses, so ZVS or zero current switches (ZCS) techniques are
mandatory in this application. In particular, the benefit of ZVS in topology
such as full-bridge phase shift, dual active-bridge are a well-known, which
can ensure high-frequency operation showing significant improvements in
efficiency from high voltage source. For the design and optimization of a con-
verter system based on ZVS operation it is crucial to identify the conditions
under which ZVS can be achieved. First of all the topology adopted, a ba-
sic requirement for ZVS operation is a half-bridge with an inductive element
connected to its phase. Moreover, it is important to identify and calculate the
required energy stored in the inductive element at the beginning of a switch-
ing transition. In this scenario, it is mandatory to analyze the soft switching
behaviour in all operating load conditions especially in light load. Not only
primary side switches, it is essential to study the impact of the transformer on
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the ZVS functionalities and to meet EMI standards. In general inter-winding
capacitance of transformer is a major path of CM noise causing also impact
on the ZVS transition, so attention should be paid on this aspect.
In chapter 3 is introduces an analytical approach to specify the condi-
tion for ZVS and its impact on the overall efficiency due to the copper losses
caused by the high energy for ZVS operation. A comparison between differ-
ent topologies, different MOSFETs and different transformers will be carried
out in this dissertation.
Primary side MOSFETs are important as secondary side MOSFETs. In
general power converters which utilizing isolated topologies for low voltage
high current applications are using synchronous rectifier (SR) to improve the
overall performance. Attention should be paid on the selection of these MOS-
FETs because the high current and the voltage stress, which depends from the
turns ratio of the transformer and the input voltage.
Another important constrains of 380 V VRM is the dynamic performance,
as reported in section 1.3.2. The dynamic loading of the VRM represents a
severe problem, because the high slew rate and the tighter voltage tolerance,
which can be solve by using high frequency converter with high bandwidth
control. Thus, low output inductance are mandatory to meet these require-
ments which actually affects the efficiency performance. All of these require-
ments pose serious design challenges.
2.2 High voltage to POL some proposal
In this section are discussed some general possible topology as high step
down. All topologies should be transformer based with ZVS or ZCS oper-
ation at primary side and high output current range up to 60-70 A at 1.8 V
for each phase ensuring current sharing.
2.2.1 Full-Bridge phase-shift
A full-bridge ZVS converter is displayed in Fig. 2.1 which can be a valuable
topology as high step down, it has half the rms current at primary side com-
pared to a half bridge, and also it can be implemented in phase-shift control
which provides Zero Voltage Switching (ZVS) for all primary side MOSFETs.
Double current rectifier is the most suitable for such high current application,
since the current target is 60 A. Double current rectifier presents some advan-
tages, such as: simpler transformer realization with one secondary winding,
which results in a reduction of conduction losses at secondary side. More-
over current doubler provides ripple cancellation, since the output inductors
are operating in parallel handling half the output current [58].
In [59] FBPS small signal model with current doubler (CD) rectifier is de-
rived. By using the model proposed in [59] the averaged circuit model of the
PWM converters can be directly used to derive the small signal model and
as demonstrated, the small signal model of FBPS-CD can be described by a
second-order transfer function as the classic buck converter.
































FIGURE 2.1: Phase-Shifted Full Bridge ZVS converter with dou-
ble current rectifier.
To study the constraints considering the dynamic behaviour for FBPS-CD,
we need to replace the converter in 2.1 with a simplified model. In Fig. 2.2
is illustrated the simplified model of FBPS-CD which shows that the current
doubler rectifier can be simplified as one single LC filter, where Louteq is the
equivalent inductance Louteq = Lout1,2/2 (i.e. Lout1 = Lout2). In the model
proposed in 2.1 is not reported the duty cycle loss behaviour which is the
effective duty cycle de as defined in [60].
The circuit in Fig. 2.2 shows the major future of the CD rectifier: two
inductors share the load current. Hence, the equivalent inductance design,
and even the transformer turns ratio n have to be designed based on the








FIGURE 2.2: Simplified model for Full-Bridge phase-shift cur-
rent doubler.
In a classic buck converter, to meet transient requirement an optimal de-
sign of the output inductances are needed as in FBPS-CD. During a transient
the duty cycle increases as long as the duty cycle is not saturated. When
the selected inductance value of Louteq reaches a value such that the duty
cycle is near saturation condition during the transient response. In this sce-
nario the inductance is defined as the crictical inductance. In [61] a model for
crictical inductance in multiphase VRM buck converter is proposed which
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where ∆Iout is the maximum output current variation, ωc is the control
bandwidth, Vphmax is the maximum voltage on the secondary side (as de-
picted in Fig. 2.2) and ∆Dmax is the maximum variation of duty cycle. ∆Dmax
depends on various parameters, such as the primary inductance Lp, the trans-
former turns ratio n, the output current Iout and the output inductances Lout.
As widely demonstrated in literature FBPS-CD ensure ZVS operation but
attention should be posed on this aspect. ZVS is strongly subjected to vari-
ation with the load condition [51], moreover, an additional inductance is
added at primary side to ensure ZVS operation. Another drawback of FBPS
comes from the ringing effect across rectifier switches caused by a parasitic
resonant transition between the primary inductance and the parasitic output
capacitance of the rectifier MOSFETs Coss. Thus, the peak voltage in the FB
at secondary side is higher than Vin/n, if dissipative snubbers are not used.
Moreover, considering Fig. 2.1 the two legs of the FB behave differently with
reference to the ZVS. The left leg starts the transition of ZVS at the end of the
circulating phase [62], whilst the right leg starts its transition at the end of
the power phase, which means higher energy available.
Full-bridge phase-shift current doubler ZVS is not suitable for high step
down operation from 380 V to POL because of hard switching operation at
secondary side. In fact, high voltage MOSFETs rating are needed. Thus, the
switching frequency of the topology will be limited, as well as the power
density. Another important drawback is the high copper losses at primary
side due to ZVS operation and high turns ratio requirement. Classic FBPS
results in bigger size which is incompatible with motherboard placement.
2.2.2 Full-Bridge phase-shift double-current ISOP
Full-Bridge phase-shift converter proposed in section 2.2.1 is not a suitable
candidate for VRM applications as HV POL from 380 V voltage input due
to the trouble of poor switching performance for high voltage MOSFETs ap-
pears during 380 V input, reducing the overall efficiency. In addition in full-
bridge topology the parasitic transformer stray capacitance comes as an im-
portant limitation for ZVS capability. In an attempt to improve the ZVS per-
formance for primary side switches and reduce the necessary transformer
turns ratio, here a multi phases primary side series and secondary side par-
alleled (ISOP) interleaved converter system [63] is used to mitigate the trans-
former stress [52] as shown in Fig. 1.11. Each box in Fig. 1.11 represents a
FBPS-CD converter.
The proposed structure ensure ZVS with less energy stored in the leakage
inductance compared with full-bridge in Fig. 2.1 and even the transformer
turns ratio requirement is less compared with FBPS (n = nfb/Nc, where Nc
are the number of converter in series at primary side), which results in an
higher peak efficiency. However, in VRM applications, the most relevant key
performance index is not the peak efficiency but actually a flat high efficiency
in the entire load range. In fact, in the proposed architecture is not possible
to use phase shedding technique.
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2.2.3 Full-Bridge phase-shift series approach
Another appealing topology can be a series approach at primary side with-
out using parallel configuration at secondary side, ensuring phase shedding
functionality. As mentioned in section 2.2.2 the ISOP configuration can mit-
igate the voltage conversion ration and the voltage stress on primary side
MOSFETs. However, due to less efficiency in light load the ISOP architec-
ture is not suitable for HV POL VRM applications. In attempt to reduce the
transformer turns ratio at primary side, compared to FBPS approach, in Fig.
2.3 a primary side series approach is proposed. Compared with FBPS this









































FIGURE 2.3: Full-bridge phase-shift with double current with
series apporach at primary side with one transformer.
The full-bridge primary side series approach presents several advantages
such as: same transformer size comparing with FBPS, less total resistance
of transformer due to internal series parallel winding arrangement, half of
voltage MOSFETs related at primary side, higher ZVS capability and less
duty cycle losses. However, still, this topology suffer from hard switching
at secondary side and even 8 MOSFETs are used at primary side. So, the
switching frequency of the topology will be limited.
2.3 Full-Bridge phase-shift quasi-resonant double-
current
In section 2.2 are presented some different converters suitable for HV POL
VRM application. The main limitations for such of topologies where: duty
cycle loss which could be very limited for dynamic performance, ZVS oper-
ation limitation in light load and hard switching operation at secondary side
causing maximum frequency limitation.
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The conventional ZVS phase-shift full-bridge topology presented in Fig.
2.1 presents some fundamental limits. The first limit is the difficulties to reach
ZVS transition at primary side in light load, because the energy stored in the
leakage inductance of the transformer can not ensure ZVS operation. The
main method of expanding the ZVS range is to add an additional induc-
tance in series at primary side [64], however, it would increase the duty cycle
loss [59]. Other solutions have been proposed to address this issue. In [65]
an additional active switch ensure ZVS transition in all load conditions, how-
ever the efficiency benefit is not considerable and the circuit control becomes
more complicated. In [66] a passive auxiliary branch is added for ZVS opera-
tion, reducing the RMS current but the drawbacks are high cost and volume
of the solution.
To increase the switching frequency operation and improve the ZVS capa-
bility a modified operation of the phase shifted full-bridge at the primary side
and of the current doubler rectifier at the secondary side, in [67] we have pre-
sented a full-bridge phase-shift quasi-resonant double-current (FBPS-QR),
which performs a VRM from 48 V. FBPS-QR is the most suitable candidate
for VRM applications as HV POL from 380 V voltage input. In this section
is studied the proposed solution for a 48 V VRM application useful to clarify
what are the main advantages and disadvantages of FBPS-QR for HV POL
applications.
The proposed solution is based on an isolated converter, which comprises
a full-bridge at the primary side and a current-doubler (CD) rectifier at the
secondary side as shown in Fig. 2.4. The primary side full-bridge operates
in phase-shifted COT [68], as shown in Fig. 2.5. The secondary side current-
doubler rectifier uses synchronous rectifiers that comprises Qr1 and Qr2. Due
to resonant transitions, both Qr1 and Qr2 are on at zero voltage (ZVS). This is
obtained by generating a zero current detection (ZCD) signal on the voltage
across the synchronous rectifier switches (i.e. vph1 and vph2).
This discussion of FBPS-QR is organized as follows: firstly a presentation
of the proposed converter, with the detailed analysis of operation, is carried
out in section 2.3.1 and section 2.3.2. In section 2.3.3, the control system struc-
ture is analyzed including the current sharing control, while the small-signal
model is discussed in section 2.3.4. Two solutions for the magnetic integra-
tion are proposed in section 4.2. Finally, section 2.4 reports experimental re-
sults for both the processor power supply and the DDR power supply for 48
V VRM applications.
Compared to the conventional full-bridge phase-shifted converter, the
proposed solution presents an additional capacitance Cr at secondary side
and an innovative driving scheme to enable ZVS operation. To simplify the
analysis, the magnetizing current is neglected and the leakage inductance is
included in the external inductance Lr. Thus, each resonant transition in-
cludes Lr, Cr and one of the output inductances Lout1,2, depending on the
primary voltage polarity. The main property of the proposed solution is that
the circulating current at the primary side is kept almost constant, ensuring
soft-switching at the primary side at any load conditions. This is a unique ad-
vantages of the proposed FBPS-QR overcoming the ZVS capability limitation
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FIGURE 2.5: Main converter waveforms for Operation Mode
A. From top to bottom: primary side voltages (vx and vy), volt-
ages (vph1,2), secondary side transformer current is and induc-
tor currents (iLout1 and iLout2), and zero current detection (ZCD)
signals (ZCD1,2)
3) t2 − t3: at t = t2, switch Q1 is turned on with ZVS and both secondary
side rectifiers Qr1 and Qr2 remain conducting, as shown in Fig. 2.6(c). After
t = t1, the primary current ip increases with a slope that can be approximated
as Vin/Lr.
4) t3 − t4: at t = t3, the secondary current is reaches iLout1 (i.e. is(t3) =
iLout1(t3)), Qr1 is turned off , and Qr2, Q1 and Q4 are conducting. The topolog-
ical state is shown in Fig. 2.6(d). Indeed, Qr1 is turned off when the ZCD1
signal is low. Signal ZCD1 is theoretically obtained measuring the voltage
across Qr1, comparing with zero (or with a threshold close to zero) and thus
detecting when the current on Qr1 changes sign. In practice, ZCD1 signal is
obtained with a more complicated procedure also to enable current sharing,
as outlined in section III. In this subinterval, the resonance between Lr, Cr
and Lout takes place and the equivalent resonant circuit is shown in Fig. 2.7
case a).
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5) t4 − t5: at t = t4, the resonant voltage reaches zero volt, ZCD1 signal
becomes high and switch Qr1 is turned on, while at the primary side switches
Q1 and Q4 are still conducting. The topological state is reported in Fig. 2.6(c).
6) t5 − t6: at t = t5, switch Q4 is turned off , ip charges the capacitance
of switch Q4 and discharges the parasitic capacitance of switch Q3 in order
to achieve ZVS. The topological state is now represented in Fig. 2.6(e). The
current that enables ZVS of Q3 is ip(t5) and it is only slightly smaller than
Icir. Thus, Icir is still a good index to establish when turn-on ZVS is achieved
for all switches. At t = t6, Q3 is turned on at ZVS and ip freewheels through
switches Q1 and Q3, as shown in Fig. 2.6(f).
7) t6 − t7: at t = t6, the positive half-cycle of the switching period is
completed (i.e. t6 = t0 + Tsw2 ), and the topological state of Fig. 2.6(f) is the
first one of the negative half-cycle and corresponds to the one of Fig. 2.6(a)
for subinterval t0− t1, the primary current ip freewheels through switches Q1
and Q3, and both Qr1 and Qr2 are on.
8) t7 − t8: at t = t7, switch Q1 is turned off , ip charges the capacitance
of switch Q1 and discharges the parasitic capacitance of switch Q2 in order
to achieve ZVS. The current that enables ZVS of Q2 is ip(t7) and it is Icir. The
topological state is reported in Fig. 2.6(g).
9) t8 − t9: at t = t8, switch Q2 is turned on with ZVS and both secondary
side rectifiers Qr1 and Qr2 remain conducting, as shown in Fig. 2.6(h). After
t = t8, the primary current ip increases with a slope that can be approximated
as Vin/Lr.
10) t9 − t10: at t = t9, the secondary current −is reaches iLout2 (i.e.
−is(t9) = iLout2(t9)), Qr2 is turned off , and Qr1, Q2 and Q3 are conducting.
The topological state is shown in Fig. 2.6(i). Qr2 is turned off when the
ZCD2 signal is low. In this subinterval, the resonance between Lr, Cr and
Lout2 takes place and the equivalent resonant circuit is shown in Fig. 2.7 case
a).
11) t10 − t11: at t = t10, the resonant voltage reaches zero volt, ZCD2
signal becomes high and switch Qr2 is turned on, while at the primary side
switches Q2 and Q3 are still conducting. The topological state is reported in
Fig. 2.6(h).
12) t11−t12: at t = t11, switch Q3 is turned off , ip charges the capacitance
of switch Q3 and discharges the parasitic capacitance of switch Q4 in order
to achieve ZVS. The current that enables ZVS of Q4 is ip(t11) and it is slightly
Icir. The topological state is reported in Fig. 2.6(j). Now the switching period
is completed (i.e. t12 = t0 + Tsw).
As previously highlighted in a classic FBPS 2.2.1 the voltage reflected at
secondary side depends from the turns ratio n and the load condition. In
FBPS-QR due to resonant operation the phases voltage vph1,2 is slightly com-
plicated: taking into account that the average voltage of vph1(t) is equal to
the output voltage Vout, the voltage conversion ratio in Mode A is evaluated
deriving vph1(t) and then averaging it over the switching period. The analyti-
cal expression of vph1(t) is obtained solving the equivalent resonant circuit of
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From 2.2 and applying a step variation of v(t) equal to Vin/n it is possi-
ble to derive the analytical expression of vph1(t). Assuming vCr(t3) = 0 and




(1− cos(ωr(t− t3))) ,



















where fr = ωr/(2π) and fsw = 1/Tsw. Since Vout ≪ Vin, Lr/n2 < Lout, and
n > 1, also VoutLr ≪ nVinLout. Thus, term VoutLr can be neglected in eq. (2.4)










As can be seen, the output voltage Vout is directly controlled by the switch-
ing frequency fsw. Thus, the proposed solution is inherently a constant-on
time modulation, where the constant phase-shift, here denoted also as constant
on-time Ton, is determined by the resonant transition, while the output volt-
age regulation is obtained by varying the switching frequency. The constant
on-time Ton, as depicted in Fig. 2.5, is equal to t5 − t1. During time Ton, the
secondary current is varies from is(t1) = −nIcir to is(t5) ≈ nIcir. Moreover,
the voltage applied across Lr at the primary side, assuming negligible the


















2.3. Full-Bridge phase-shift quasi-resonant double-current 27
As can be seen, the circulating current Icir, that enables ZVS operation,
is independent on the load conditions, as the voltage conversion ratio and
therefore also Tsw are not dependent on Iout if the converter works in Mode
A. This in an important feature of our solution and it is valid also for Mode

























































































































































































































































































































































































FIGURE 2.6: Switch configuration during each subinterval in
Mode A and Mode B: Mode A ( a) t0 − t1, b) t1 − t2, c) t2 − t3 ,
d) t3 − t4, c) t4 − t5, e) t5 − t6 f) freewheeling subinterval t6 − t7
g) t7 − t8 h) t8 − t9 i) t9 − t10 h) t10 − t11) j) t11 − t12) and Mode
B ( g) t0− t1, a) t1− t2, b) t2− t3 , c) t3− t4, d) t4− t5, h) t5− t6).
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where ∆ILout is the peak-to-peak current ripple and iLout(t4) is approxi-
mated as the minimum value of the inductor current iLout1. Thus, using (2.7)











6) t5 − t6: at t = t5, Q4 is turned off , ip charges the capacitance of switch
Q4 and discharges the parasitic capacitance of switch Q3. The topological
state is now depicted in Fig. 2.6(l). At t = t6, Q3 is turned on in ZVS con-
ditions and the positive half-cycle of the switching period is completed (i.e.




During the negative half-cycle of a switching period, the behavior of the
circuit is the same as the one described during the positive half-cycle, as de-
picted in Fig. 2.8.
Similarly to Mode A, the output voltage is derived averaging vph1(t) over
the switching period Tsw. In this case, however, the analytical derivation of
vph1(t) is slightly more complex, as the equivalent resonant circuit, shown
in Fig. 2.7 case b), is excited by two voltage steps of v(t), the first one at t4
from zero to Vin/n and the second one at t5 when v(t) returns back to zero.
Applying the superposition effects of the two voltage steps, Vph1(s) can be
expressed as:
(2.11)Vph(s) =



























H (t− t5) (1− cos (ωr(t− t5))) ,
where H(t) is the Heaviside function (i.e. H(t) = 1, for t ≥ 0 and H(t) = 0
for t < 0). In order to determine the resonant transition time during Mode
B, denoted as TrB , it is sufficient to impose vph1(t4 + TrB) = 0 and solve the
equation for TrB . Assuming VoutLr << nVinLout, from (2.12), cos(ωrTrB) =





The output voltage Vout is derived averaging (2.12) over TrB . It can be
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FIGURE 2.8: Main converter waveforms for Operation Mode B.
From top to bottom: primary side voltages (vx and vy), voltages
(vph1,2), secondary side transformer current is and inductor cur-
rents (iLout1 and iLout2)
It is worth noting that equation (2.14) differs from equation (2.5) only in
the factor between the brackets and the output voltage Vout is still controlled
by the switching frequency fsw even in Mode B. In fact, looking at (2.10), Tφ
decreases when the load current Iout increases. Thus, from (2.14), the output
voltage Vout decreases and the control system imposes the reference voltage
Vref by increasing fsw.
2.3. Full-Bridge phase-shift quasi-resonant double-current 31
For any load operating condition, the maximum output voltage is ob-
tained when the resonant transition is completed at the end of the freewheel-
ing period, as depicted in Fig. 2.9. This is obtained at the maximum switch-





Using (2.10), (2.14) and (2.15), it is possible to obtain the relation between
the maximum output voltage Vout, obtained with the maximum switching
frequency, and the converter output current Iout. This relation is denoted as
current capability Vout,max(Iout) and indicates the maximum power capability
for given converter parameters. An example is reported in Fig. 2.10 using











FIGURE 2.9: Converter operating waveforms at fsw,max: differ-
ence between vx and vy and the secondary side voltages vph1,2.
TABLE 2.1: Converter parameters
Input voltage Vin = 54 V
Output inductances Lout = 110 nH
External inductance Lr = 1.7 µH
Resonance capacitance Cr = 233 nF
Transformer turns-ratio n = 7
Constant on-time Ton = 515 ns
Output capacitance Cout = 470 µF
Fig. 2.10 shows the current capability curve Vout,max(Iout) and output char-
acteristic (Vout-Iout) as a function of switching frequency fsw. As can be seen,
all the curves are almost flat for a wide range of output current. Thus, the
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regulation of the output voltage is obtained with a small frequency varia-
tion. This is an important property of the proposed solution. Finally, Fig. 2.10
shows also the boundary between Mode A and Mode B. As can be seen, the
converter works mainly in Mode B because of the edge between the oper-
ating modes of this converters depends from the resonant on time and the
on-time. The first is a project parameter which depends from the resonant
tank components, whilst the second depends from the ZVS capability; in fact
as demonstrated in eq. (2.7), the circulating current which ensure ZVS at pri-
mary side is strongly depends from the on-time. As a result, if the on-time
is high the copper losses at primary side will increase and even the dynamic






































FIGURE 2.10: Current capability: maximum output voltage
Vout, obtained at the maximum switching frequency, as a func-
tion of the converter output current Iout. All possible converter
operating points are below this curve.
Finally, it is important to note the difference between this architecture and
the ZVS full-bridge (FB) converter proposed in section 2.2.1. Both converters
need an additional inductance to reach ZVS conditions at the primary side.
The main difference between the two architectures is the circulating current
at the primary side. In ZVS FB, the primary circulating current strongly de-
pends on the load current [51]. In the proposed solution, the circulating cur-
rent is almost independent on the load conditions. In fact, Ton is constant and
Tsw has a small variation, as outlined in Fig. 2.10. Thus, looking at eq. (2.7),
Icir is almost constant.
On the other hand, the voltage rating of the proposed solution at the sec-
ondary side is higher due to quasi-resonant operation. In the practice case,
however, even in the FB, there is a resonant transition between the primary
inductance and the parasitic output capacitance of the rectifier switches Coss.
Thus, the peak voltage in the FB at the secondary side is almost the same, if
dissipative snubbers are not used.
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where ∆I is given by
(2.18)










where ∆Iis and ∆IiLout1 are the variations on is and iLout1, respectively,
due to delay ∆TSR. In order to derive the mean value of Vph1, the value of
resonant transition TrA (TrA = t4 − t3− ∆TSR), also shown in Fig. 2.12, is





































From (2.20) and (2.21), if ∆TSR is increased when the phase current is
below the average current Icelm , Kcs increases and Vph1 increases, reducing the
current unbalance. Eqs (2.20) and (2.21) are also needed for the derivation of
the small-signal model of the current sharing loop.
Considering now the converter in Mode B is possible to get the voltage
resonant vph1(t) considering the resonant transition out from the diagonal
power at primary side with ∆TSR > 0. From equations (2.12) and (2.17) is













H (t− t5) (1− cos (ωr(t− t5))) ,
which is the actual vph1(t) expression in a nominal operating condition
under hypothesis that ∆TSR > 0 due to different discrete resonant parame-
ters between each cells. In fact, as graphically demonstrated in Fig. 2.10 the
converter works almost in Mode B.
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of Table I, several load points are reported in Fig. 2.15. It is evident that the







































FIGURE 2.15: Resonant voltage loss at secondary side using the
parameters of Table I.
Take the inductor’s current Îcell1 and the voltage capacitor V̂Cout as the
state variables, and the switching frequency fsw and the delay ∆TSR as the
inputs. The state-space equation for the circuit in Fig. 2.14 are:


























while the terms ∂Vph1,2
∂Vout
is directly derived from (2.20) (demonstration re-
ported in A.3) and it is usually negligible. As a second order effect, it should
be also noted that the time interval between two resonance on Vph1,2 is not
strictly defined by the controller but is also affected by the intersection of
iLout1,2 and is of Fig. 2.5 for the Mode A operation, or Fig. 2.8 for the Mode B.
More precisely, the mismatch of the switching period between the secondary
side of the converter and the control system can be seen as the variation of
Tch with respect to previous switching period. Thus, such second order effect
can be written as:
(2.26)
T̂sw[k] = Tch[k]− Tch[k − 1]
=
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where Îcell is the small signal averaged value of the sum of inductor cur-






Since the Vph1,2 of (2.20) is proportional to the switching frequency and a
positive slew rate of Icell increases the period, as reported in (2.28), this effect







In order to take into account of this effect, Lch shall be be added to Leq.
Thus, all the parameters of the model of Fig. 2.14 are now available and
the relevant transfer function, can be evaluated. For example, for each cell,
the transfer functions from fsw to Vout, without considering the negligible
feedback effect of ∂Vph1,2
∂Vout


















Cout (ESR ·Ro +ReqRos) + Leq
Req +Ro
+ 1
being Ros = Ro + ESR.
Similarly, the transfer function from the delay ∆TSR to Vout, needed for










(1 + ESR · Couts)
p(s)
.

































































































































































FIGURE 2.16: a) Comparison between the transfer function
Simulated with Simplis and calculated neglecting the gain
∂Vph1,2
∂Vout
and Lch b) Comparison between the complete transfer
function and Simplis
Fig. 2.16 shows the control to output transfer function calculated by Sim-
plis simulation, i.e. the transfer function between the switching frequency
df̂sw and the output voltage dV̂out. In the figure is reported the typical second-
order transfer function of the buck converter in which Req influences the
damping of the second order filter. In fact for Iout = 50A the equivalent
resistance is Req = 2.9 mΩ increasing the dumping factor of the complex
poles. Moreover in Fig. 2.16 is reported the comparison between the theoret-
ical transfer function calculated a) neglecting the gain ∂Vph1,2
∂Vout
and Lch and b)
considering all the terms.
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2.3.5 Small Signal Analysis of Cells Current Sharing
In section 2.3.4 is studied the small signal model of FBPS-QR demonstrating
that is a derived buck converter topology. In general, FBPS-QR can be du-
plicated and connected in parallel with an interleaving technique as demon-
strated in section 2.3.3. However, an in-depth mathematical model and anal-
ysis for the current sharing of multiphase FBPS-QR has not yet curried out.








= −vc(t)− (Rs1 + ESR) iL1(t)− ESRiL2(t)
+ ESRiout(t) +Kfsw1fsw +KTst1∆Tst1
where Rs1 = Req1 +DCR1, Kfsw1 depends from the converter parameters
and input voltage instead KTst1 depends from ∆TSR.





(2.36)x(t) = [vc(t) icell1 icell2]
T





















FIGURE 2.17: Two-phases FBPS-QR semplified model.
Considering the simplified circuit in Fig. 2.17 the state-space matrices of
the system ˆx(t) = Ax+Bu are:



























0 0 0 0
ESR
Leq1
Kfsw1 KTst1 0 0
ESR
Leq2
0 0 Kfsw2 KTst2
⎤
⎥⎦
To study the dynamic model of the current-sharing, here the differential
state variables model are derived. Hence, the average current value and the
error between each cells is useful to derive such model. Considering N cells














Thus, each cell’s current can be defined by the following relation:
(2.42)icellk = I(t) + δicellk ,
it easy to demonstrate that
∑N
k=0 δicellk = 0.
Considering the system defined in equations (2.35), (2.36), (2.37), (2.38)
and (2.39) it is possible to arrange the matrix system in another way. The
common component of the system is Kfswfsw, instead the differential compo-
nent is KTst∆Tst2.
Considering two cells the following state-space system is obtained, with
the state-space variables defined as follows:
(2.43)x(t) =
[
vc(t) I(t) δicell1 δicell2
]T
(2.44)u(t) = [fsw iout ∆Tst1 ∆Tst2]
T
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Leq
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Considering matrices (2.45) and (2.46) it is noticed that are block diagonal
matrix. Thus, it is possible to derive the equivalent common system between
two cells:
(2.47)˙xcm(t) = Acmxcm(t) + Bcmucm(t),






























From eq. 2.50 here is derive the transfer function between the variation of












2.3.6 Critical inductance for FBPS-QR
In VRM application the multichannel interleaving synchronous buck topol-
ogy has been widely discussed as the best way to ensure high dynamic per-
formance maintaining high efficiency. In multichannel buck converter the
current ripple in the output inductance can be greatly reduced. However,
nowadays, the slew rate requirement for such kind of application is around
750A/µs to 1000A/µs, hence a smaller inductance value and high bandwidth
control loop are needed. The low value of inductance causes large current
ripples a so extra conduction losses. The main purpose of this section is to
find out an analytical model to calculate the critical inductance for FBPS-QR
as for the buck converter.
The slew rate of the output current iout is much faster than iLout . In a
typical buck converter the waveform which represents the inductor current is
close to the step response of a typical second-order system. As simplification
the average inductor current slew rate during the transient response can be








where tr is the rise time of the current.
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The average current slew rate needed for ensuring the transient response








Assuming that the switching frequency has an increment of ∆fsw during
a transient event it is possible to derive the relation for the inductor average












Thus, considering eq. (2.54) it follows that by designing the control band-
width as high as possible the average current slew rate can increase propor-
tionally with it. Hence, for a small variation of the switching frequency, ωc
can also be considered constant. Considering now eq. (2.55) it is always true
that during a transient event ∆fsw increases and the average model is still
valid. In this scenario the average inductor current slew rate is determined
by eq. (2.54). Let’s suppose to increase the output inductance Lout, ∆fsw also
increases due to mainly two mechanisms: one is the effect of the transient,
while, the other, is the Mode B effect. In general it is always true that the
average model analysis is valid until the frequency is not saturated. When
the value of inductance reaches such value, where the switching frequency is
saturated, for a fixed load transient, the inductance is defined as the "critical














eq. 2.56 is derived considering the converter working in Mode A.
If the inductance value increases beyond the value calculated in eq. (2.56),






where Ton is the fixed on-time.
Once the switching frequency is saturated, the inductor average current
slew rate cannot be no longer determined by (2.54). Thus, inductor average
current slew rate is determined by eq. 2.55.
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In general, considering the converter in Mode A, it is possible to derive
the equation definition for ∆fswmax in eq. (2.56). Considering eq. (2.4) (2.57)
∆fswmax is defined by the following equation:
(2.58)









where fswMODEA is derived from eq. (2.4).
Equation (2.58) is not always valid, since the converter, as reported in Fig.
2.10, is working mainly in Mode B operations. However, considering the
worst case of transient response, from light load to heavy load, eq. (2.58)
comes as a good reference in designing the converter.
2.4 Experimental Results of 48 V VRM based on
FBPS-QR
The proposed topology and control system have been tested by the imple-
mentation of three test chip on 0.16 µ lithography. One chip implements a
driving system of secondary side synchronous rectifier ensuring zero-voltage
and zero-current switching conditions. The second chip implements a con-
trol scheme for primary side full-bridge in COT and an adjustable dead-time
control, while the third is a multiphase digital controller based on the archi-
tecture of Fig. 2.11.
The proposed system has been tested for VRM and DDR applications.
This section presents the experimental results for both solutions.
2.4.1 VRM power supply
As shown in Fig. 2.20, a test board (in chapter 4 is reported the transformer
realization for 48 V VRM FBPS-QR) with 4 cells and Iout = 220 A has been
realized to experimentally validate the performance of proposed topology.
The total space of the test board is 72mmX43mm.
The primary side full-bridge is implemented with STL35N75F3. The sec-
ondary side are BSZ013NE2LS5I. The main passive elements parameters are
as follows: Lr = 1.7 µH , Lout = 120 nH (EATON FP0906R1 R12R), Cr =
233 nF and the transformer is made by planar core with a turns ratio of 7:1.
The switching frequency is about 560 kHz for each phase.
Efficiency measurements, including converter, driving and control losses,
at nominal output voltage Vout = 1.8 V and Vin = 54 V , are shown in Fig. 2.18.
The peak efficiency is equal to 93.1% and it is maintained high by using phase
shedding.
The single-cell loss breakdown at the peak efficiency (i.e. at Iout = 120A)
is shown in Fig. 2.19. The losses are evaluated analytically and they match
the experimental measurements with an error of 10%. As can be seen in
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dc bus presents a wide range, in this scenario the 12 V VRM has to be de-
signed with a wide input voltage range affecting the overall efficiency of the
two stage approach.
In this section will be presented an IBC based on FBPS-QR which works
as a buck type voltage regulator.
In section 2.3 is widely discussed and demonstrated the advantages of
the new topology based on a quasi-resonant converter which ensure ZVS
transition for the primary and secondary switches, enabling high efficiency
with high power density. FBPS-QR is realized with current doubler rectifier
which is more suitable for low voltage high current applications due to sim-
pler transformer realization, where both output inductors are operating in
parallel handling half the output current each inductor.
In attempt to improve the power density, maintaining high performance,
in this section is proposed a Full-Bridge phase-shift center-tapped quasi res-
onant converter. The proposed converter is depicted in Fig. 2.29 where
the only difference with FBPS-QR, reported in Fig. 2.4, is the rectifier re-
placed with a center-tapped. FBPS-QR with center-tapped presents 3 mag-
netics components instead of 4. However, although the center-tapper recti-
fier presents only one output inductor, it operates at doubler the switching
frequency of the semiconductors, as depicted in Fig. 2.30. The center pin
VCOM , reported in Fig. 2.29, is switching with one double of the switching
frequency respect standard solution with current doubler [73]. During the
resonance VCOM shows half of the resonance in vph1 and vph2 that allows to
use an inductance with half of value comparing with a current doubler solu-
tion but with one double of saturation current.
The new structure is shown in Fig. 2.29, where a single phase is repre-
sented. The primary-side full-bridge operates in phase-shift, the secondary-
side center-tapped rectifier uses synchronous rectifiers Qr1 and Qr2. This
configuration increases the output inductor equivalent value during the res-
onance transition at secondary side, replacing the previous current-doubler
rectifier proposed in section 2.3, [58], [67], [73] and thus reducing magnetic
component size. The resonant tank is formed by an external inductor Lr,
in series with the transformer at primary side, an external capacitance Cr
in parallel with both switches at secondary side and the output inductance
Lout. The topology here presented is typically used to obtain stabilized out-
put voltages [67] and [73].
To simplify the analysis the magnetizing current is neglected and the leak-
age inductance is included within the external inductance Lr. Considering
the condition in which Q1 and Q4 are in the on-state and Q2 and Q3 are off
(or when Q2 and Q3 are on and Q1 and Q4 are off ), the total primary in-
ductance Lr generates a resonance with the capacitor Cr causing a voltage
oscillation on the secondary side node Vph1, reflected on VCOM . This volt-
age oscillation can reach zero while the state of the primary switches does
not change. The control signals for this converter are the two primary side
PWMs for the full bridge and a signal called enable rectifier ESR that enables
the turn off of the switches Qr1,2 in the synchronous rectifier as for FBPS-QR
based on current doubler rectifier.
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FIGURE 2.29: Full-Bridge phase-shift quasi resonant converter
with center tapped rectifier for IBC application.
The proposed dc-dc converter has two different modes of operation: when
the voltage on the resonant capacitor Cr reaches zero during the input pow-
ering phase (when Q1 and Q4 are on or when Q3 and Q2 are on) and when the
voltage on the resonant capacitor Cr reaches zero during the freewheeling
phase (when Q1 and Q3 are on or when Q2 and Q4 are on). In this work is
discussed only the first mode of operation (i.e. when the voltage on the res-
onant reaches zero during the input powering phase). For further details on
the converter behavior in the other mode of operation the interested reader
should refer to the Mode B of FBPS-QR reported in section 2.3.2.
The six subintervals are described as follows:
1) t0 − t1: at t = t0, switch Q4 is turned on in ZVS, current ip freewheels
through switches Q2 and Q4; both Qr1 and Qr2 keep carrying current. The
topological state is shown in Fig. 2.33(a).
2) t1 − t2: at t = t1, switch Q2 is turned off , and the primary current ip
discharges the capacitance of Q1 and charges the capacitance of Q2. When
capacitance of Q1 is discharged to zero, its body diode conducts and ZVS
is achieved. Both Qr1 and Qr2 are still conducting. The current ip(t1) that
enable ZVS operation of Q1 is denoted as circulating current IcirCT , as shown
in Fig. 2.30. This subinterval is reported in Fig. 2.33(b)
2) t2 − t3: at t = t2, switch Q1 is turned on with ZVS and both secondary
side rectifiers Qr1 and Qr2 remain conducting, as depicted in Fig. 2.33(c).
After t = t1, the primary current ip increases with a slope that can be approx-
imated as Vin/Lr.
3) t3 − t4: at t = t3, the secondary current is2 reaches iLout, Qr1 is turned
off , while Qr2, Q1 and Q4 are conducting. In this subinterval the resonance
between Lr, Cr and Lout takes place. The equivalent resonant circuit is de-
picted in Fig. 2.31(a) and the equivalent resonant circuit reflective at primary
side is shown in 2.31(b). The topological state is represented in Fig. 2.33(d).
4) t4 − t5: at t = t4, the resonant voltage reaches zero volt ZCD1 signal
becomes high and switch Qr1 is turned on, while at the primary side switches
Q1 and Q4 are still conducting as shown in Fig. 2.33(c).
5) t5 − t6: at t = t5, switch Q4 is turned off , ip charges the capacitance
of switch Q4 and discharges the parasitic capacitance of switch Q3 in order
to achieve ZVS. The topological state is now represented in Fig. 2.33(e). At

























FIGURE 2.30: Main operation waveforms. From top to bot-
tom: primary side voltages (vx and vy), voltages (vph1,2), volt-
ages (vCOM ), secondary side transformer current is2 and induc-
tor currents (iLout1 and is1), and zero current detection (ZCD)
signals (ZCD1,2)
54
Chapter 2. High conversion ratio isolated dc-dc converters for VRM
application




), and the topological state of Fig. 2.33(f) is the first one of the negative
half-cycle.
During the negative half-cycle of a switching period, the behavior of the
circuit is the same as the one described during the positive half-cycle, as






























FIGURE 2.31: Equivalent circuit during resonant transition, a)
equivalent circuit during the resonant transition, b) equivalent












































FIGURE 2.32: a) quasi resonant FBPS with current doubler rec-
tifier, b) equivalent resonant circuit reflected at primary side.
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The analytical expression of vph is obtained by solving the equivalent
resonant circuit depicted in Fig. 2.31(b). Considering Cr discharges (i.e.




(1− cos(ωr(t− t3))) ,





frequency of the network during the phase from (t2− t3) and nCT = N12N2 is the
equivalent turns ratio of center tapped transformer.

































From the equation (2.60) it can be seen that the behavior of this converter
is similar to a buck converter controlled by a constant on-time regulator. In
fact, each single full bridge is equivalent to a couple of phases with a fixed
on-time PWM that has the same mean voltage of equation (2.60). This topol-
ogy can be easily controlled by changing the switching frequency in order to
obtain the output current regulation.
As described in previously in section 2.3.1 the circulating current that en-
ables ZVS transition for the primary switches is given by the following equa-

















As reported in section 2.3.1, the circulating current that enables ZVS is in-
dependent on the load conditions, that means the unique parameters to con-
sider for ZVS operations are parasitic capacitance Coss for primary MOSFETs,
the transformer inter-winding capacitance Cw and the resonant inductor Lr
value.
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FIGURE 2.33: Switch configuration during each subinterval: a)
t0 − t1, b) t1 − t2, c) t2 − t3 , d) t3 − t4, c) t4 − t5, e) t5 − t6 f)
freewheeling subinterval after t6 .
2.5.1 Comparison of Current Doubler Rectifier and Center
Tapped Rectifier for quasi-resonant FBPS
Considering a quasi-resonant FBPS with current doubler rectifier, as depicted
in Fig. 2.32(a), it is possible to quantify the main differences between FBPS-
QR based on center-tapped and current doubler rectifier. From Fig. 2.32(b),
considering Cr discharges the resonant transition at secondary side in current




(1− cos(ωr(t− t3))) ,




nCD is the turns
ratio of the transformer.
The comparison between the Center-Tapped and the Current-Doubler
rectifier is carried out in respect the following conditions: 1) same resonant
frequency for equations (2.59) and (2.63) (i.e. by changing Cr so as to obtain
the same resonant frequency fr = ωr/(2π)), 2) primary MOSFETs operate at
the same switching frequency in both rectification stage, 3) same equivalent
turns ratio for both transformer (i.e. nCD = nCT ), 4) equal input voltage and
same output voltage.
2.5. Full-Bridge phase-shift center-tapped quasi resonant converter 57
Voltage resonance peak voltage
From equations (2.59) and (2.63) the resonant peak voltage value on the sec-















Assuming VoutLr << nVinLout and Lr << n2Lout.
Indeed, equations (2.64) and (2.65) highlight that the voltage stress for
rectifier MOSFETs are almost the same for a quasi-resonant FBPS converter
in both rectifier configuration.
Output inductance
The converter depicted in Fig. 2.29 has an output inductor which handles
all the output current and operates at double the switching frequency as re-
ported in Fig. 2.30. While, the current doubler, has the inductances operating
at the same MOSFET frequency and handles half the output current each in-
ductor, as reported in Fig. 2.5. However, the main difference with FBPS-QR
current-doubler is that the output inductor works with a lower voltage so it
is possible to use half of the inductance value in center tapped rectifier. It is
evident that current ripple, through current-dobuler in quasi-resonant FBPS,
is higher, increasing the skin effect and fringing flux effect in the conductors.
The unique advantage of the current doubler rectifier in quasi-resonant FBPS
converter is that the dc current is half of the output current, which means
the saturation current for center tapped topology is doubler respect current-
doubler. With center tapped rectifier the system has almost the same per-
formance but the total size of output inductance is half than current doubler
rectifier solution [73].
Transformer and high voltage transformer effect
The current doubler transformer for this application is slightly less complex
to realize, its presents lower dc resistance and ac resistance due to easier in-
terleaving structure realization and half of turns at primary side, comparing
with center-tapped transformer. Another important key to consider is that
the transformer inter-winding capacitance, between primary and secondary
secondary windings Cw, must be charged and discharged [74]. Transformer
with center-tapped rectifier has one double of the inter-winding capacitance,
between primary and secondary secondary windings Cw, comparing with
58
Chapter 2. High conversion ratio isolated dc-dc converters for VRM
application
transformer realized for current-doubler rectifier that is mandatory for ZVS
operation at primary side.
Primary switches and secondary switches
Comparing the quasi-resonant FBPS current doubler rectifier with quasi-resonant
FBPS center-tapped rectifier the voltage stress and current stress for primary
switches and secondary switches are very similar as previously described in
equations (2.65) and (2.64). As anticipated, this dc-dc establish ZVS opera-
tions both at primary side and secondary side. Primary side ZVS is ensured
with a well-known operation in full-bridge FBPS converters. The key to zero
voltage switching, at primary side, is the amount of energy stored in the pri-
mary inductance Lp (i.e. Lr = Lk + Lres where Lk is the leakage inductance
and Lres is an addition inductance in series with the transformer at primary








To reach the ZVS condition the inductive energy EL needs to be higher















where Vdsmax is the input voltage.
As previously reported the proposed FBPS-QR with center tapped recti-
fier is recommended for IBC applications and as widely discussed the main
benefit comes from the power density. In fact, at medium current the cen-
ter tapped topology is more appropriate due to lower losses and less space
occupation [58]. The unique problem regarding center tapped topology is
the transformer realization. The current doubler transformer is simpler since
it only has one secondary winding or two, depending on the core size and
the output voltage. Instead, center tapped transformer presents double of
turns ratio. The only way to reduce the overall ac resistance is to adopt a
fully-interleaved winding arrangement incrementing the stray capacitance
Cw increasing the energy required as reported in equation (2.67). What can
be done is to increase the circulating current Iric by modulating the on-time
Ton in equation (2.62), increasing the overall copper losses.
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are reported the same waveforms in high load condition. As previously high-
lighted FBPS-QR based on center-tapped presents the same ZVS functional-
ity of FBPS-QR based on current-doubler proposed in section 2.3. As can be
seen from Fig. 2.35(a) and Fig. 2.35(b) the circulating current from light load
to high load is slightly the same, however the value of such current is very
high to ensure ZVS transition. In fact, the recirculating current is around 2 A.
The required energy for ZVS transition is very high due to the high charge
stored in parasitic capacitances of the MOSFETs. Moreover, as reported in
eq. 2.67, the parasitic stray capacitance of the transformer Cw increases the
energy required for ZVS operation at primary side. In Fig. 2.36 are accounted
the parasitic Coss capacitance of the MOSFETs tested for the primary side
(STL33N60DM2 and ST36N55M5).
In Fig. 2.37 are displayed the efficiency measurement comparison us-
ing STL33N60DM2 (Rdson = 140 mΩ and Cossavg = 218 pF ) and ST36N55M5
(Rdson = 90 mΩ and Cossavg = 218 pF ) as primary side MOSFETs. From Fig.
2.37 it follows that the prototype built with STL33N60DM2 gives higher effi-
















FIGURE 2.35: (a) An example of ZVS turn on and turn off for
Q4: voltage at node Vy driving voltage for Q3 (V gsQ3) and Q4
(V gsQ4) in light load and (b) in high load. () Resonant transition
at secondary side Vph1 and Vph2, and the voltage node Vv and Vy
at primary side in light load and (d) in high load.
The peak efficiency is 95.5% as reported in Fig. 2.37 and in light load the
losses are around 12 W due to high recirculating current. In fact, as reported






FIGURE 2.36: Capacitance Coss over Vds from datasheet rispec-
tively (a) STL33N60DM2 and (b) ST36N55M5.
in Fig. 2.37 the efficiency presents a dominated bias losses from the light
load.
Finally, in Fig. 2.38(a) and 2.38(b) are reported the thermal images respec-
tively at 0 A and 50 A. The dissipation in light load are dominated by the core
losses and by the primary side copper losses. In fact, as previously discussed
the ZVS functionality are strongly influenced by the primary side MOSFETs
and transformer realization. Instead, in high load the losses are dominated
by the secondary side MOSFETs because the 150 V rating are adopted due to
resonant operation at secondary side. Another issue at high load comes from
the transformer, in fact comparing with current doubler transformer the RMS
current through the secondary winding is higher since all output current is
circulating.
Output current [A]


















FIGURE 2.37: System efficiency comparison between
STL33N60DM2 and ST36N55M5 over the total load range.
The proposed solution would be higher performed if Gallium Nitride
(GaN) at primary side is adopted. GaN is an enabling technology with high
figure of merit compared with traditional silicon devices. In fact, in the pro-
posed application the main limitations comes from the high energy for ZVS
which increases the copper losses at primary side. By adopting GaN devices
such as PGA26E19BA the energy for ZVS decreases exponentially. From
PGA26E19BA datasheet it is possible to derive the average parasitic output
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be at least 40. However, 40 as turns ratio will complicate the design of the
transformer.
TABLE 2.2: Converter parameters FBPS-QR for 380 V VRM.
Input voltage Vin = 380 V
Output inductances Lout = 110 nH
External inductance Lr = 120 µH
Resonance capacitance Cr = 132 nF
Transformer turns-ratio n = 40
Output capacitance Cout = 470 µF
In FBPS-QR the key for high efficiency and high frequency operation are
the selection of an optimum MOSFET for primary side full-bridge. To se-
lect carefully the best solution there are some considerations to be taken into
account: low FOM RonCoss for improving ZVS functionality and low dissipa-
tion at primary side, fast turn-off switching (which means low gate resistance
and low Qg), Vds rating to handle overshoots and robust body diode with fast
reverse recovery.
Thus, it is important to study the ZVS capability of primary MOSFETs, by
studying the non-linear behaviour of parasitic capacitance Coss, in order to
find out the energy required for ZVS transition. From eq. (2.68) it is possible
to derive the actual value of Cossavg (i.e. for STL33N60DM2 is 218 pF). More-
over, considering the stray capacitance of the transformer (i.e. 800 pF for
fully interleaved transformer using E22 core or 100 pF in a semi-interleaved
arrangement) the actual energy for ZVS is increased as it is possible to get
from eq. (2.67).
Considering equations (2.68), (2.67) and the converter parameters of table









From eq. (2.69) and the parameters of table 2.2 it follows that the re-
quired circulating current for STL33N60DM2 FET in ZVS, considering fully-
interleaved transformer arrangement, is 1.35 A whilst for a semi-interleaved
arrangement is 0.87 A. In this scenario the on-time for semi-interleaved struc-
ture should be around 950 ns while for fully-interleaved will be 1250 ns.
As graphically demonstrated in Fig. 2.39 the converter is not able to reach
the nominal output voltage due to the switching frequency limitation caused
by the high on-time required for ZVS capability. Here is demonstrated how
FBPS-QR is a good step-down converter, but actually the technology limi-
tations for primary MOSFETs restricts its functionalities. In order to fully
meet the requirements for a converter working as HV POL, ensuring high
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Output current [A]
















Current capabilitiy for HV POL with semi-interleaved transformer
Current capabilitiy for HV POL with fully-interleaved transformer
FIGURE 2.39: Current capability comparison for FBPS-QR as
HV POL using converter parameters of table 2.2 with a semi-
interleaved and fully-intrleaved transformer.
dynamic performance, some primary side multilevel topologies will be pro-
posed in this dissertation. The main concept is to find out a FBPS-QR de-
rived topologies, exploiting the main advantages of FBPS-QR overcoming its
drawback.
2.8 Multilevel structures based on FBPS-QR
Multilevel converters were principally developed as a result of a growing
need for higher power converters [75] [76]. In order to achieve higher power
capability, the voltage and current capabilities of the MOSFETs used in the
converter need to be increased. Topology converters whose make use of a se-
ries connection of switches, can allow for the use of MOSFETs with reduced
voltage ratings and higher current capability. Lower voltage MOSFETs have
lower switching losses and can switch at a higher frequency [77]. In a multi-
level converter the medium voltage can be clamped using diode-clamped or
flying capacitor topologies.
The diode-clamped converters [78] is also knows as the neutral point
clamped converter. The half-bridge leg with a clamped diode consists of
two pairs of series switches in parallel with two series capacitors where the
anode of the upper diode is connected to the neutral point. One of the main
benefit is that the capacitors can be pre-charged without external auxiliary
circuit, however it can not reach high efficiency. As an alternative to the
diode clamped multilevel is to replace the diode with a flying capacitor.
The flying capacitor multilevel converters is an attractive choice to reduce
the voltage stress increasing the overall efficiency of the converter. The volt-
age of the flying capacitor is typically naturally balanced, this is achieved by
applying a phase shifted control [79] [80]. But actually, these converters have
an important drawback coming from the start-up procedure, which makes
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this topology not so attractive for VRM applications. It is this section’s goal
to show how multilevel topology can be suitable as HV POL.
2.8.1 Multilevel double Half-Bridge Phase-Shift Quasi-Resonant
In section 2.3 is widely discussed how FBPS-QR can be used as high step
down converter ensuring all VRM functionalities, but the poor switching
performance at higher voltage makes FBPS-QR not so efficient as HV POL.
In this section a new multilevel topology based on double half bridge mul-
tilevel quasi-resonant (2HBPS-QR) is presented in Fig. 2.40. The main dif-
ference from 2.4 is the double multilevel half bridge at primary side which






































FIGURE 2.40: Multilevel double half-bridge phase-shift quasi-
resonant double current converter scheme.
As was done for FBPS-QR, to simplify the analysis the magnetizing cur-
rent is neglected and the leakage inductance is included within the external
inductance Lr. Considering the condition in which Q1 and Q4 are in the on-
state and Q2 and Q3 are off (or when Q2 and Q3 are on and Q1 and Q4 are
off ), the total primary inductance Lr generates a resonance with the capac-
itor Cr causing a voltage oscillation on the secondary side node Vph1 or Vph2.
This voltage oscillation can reach zero while the state of the primary switches
does not change.
The proposed dc-dc converter has two different modes of operation: when
the voltage on the resonant capacitor Cr reaches zero during the input pow-
ering phase (when Q1, Q2, Q5 and Q7 are on or when Q5, Q6, Q1 and Q3 are
on) and when the voltage on the resonant capacitor Cr reaches zero during
the freewheeling phase (when Q1, Q3, Q5 and Q7 are on). For this converter
is discussed only the first mode of operation (i.e. when the voltage on the
resonant reaches zero during the input powering phase).
The eight subintervals are described as follows:
1) t0 − t1: at t = t0, switch Q4 is turned on, the primary current ip free-
wheels through switches Q2 and Q4, and both Qr1 and Qr2 are on. The topo-
logical state is shown in Fig. 2.41(a).
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FIGURE 2.41: Switch configuration during each subinterval in
Mode A for 2HBPS-QR: a) t0− t1, b) t1− t2, c) t2− t3 , d) t3− t4,
e) t4 − t5, f) t5 − t6 e) t6 − t7 g) t7 − t8 h) t8 − t9.
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2) t1 − t2: at t = t1, switches Q3 and Q5 are turned off , and the primary
current ip discharges the capacitance of Q3 and Q5 and charges the capaci-
tance of Q2 and Q8. When capacitance of Q3 and Q5 are discharged to zero,
their body diode conducts to enable ZVS turn-on of Q2 and Q8. Both Qr1 and
Qr2 are on and the topological state corresponding to this subinterval is re-
ported in Fig. 2.41(b). The current ip(t1) that enables ZVS operation of Q2 and
Q8 is denoted as circulating current Icir2HB (i.e. Icir2HB = −ip(t1) = −is(t1)/n),
as shown in Fig. 2.42, and it is almost constant within the interval (t0 − t1).








3) t2 − t3: at t = t2, switches Q2 and Q8 are turned on with ZVS and both
secondary side rectifiers Qr1 and Qr2 remain conducting, as shown in Fig.
2.41(c). After t = t1, the primary current ip increases with a slope that can be
approximated as Vin/Lr.
4) t3 − t4: at t = t3, switch Q8 is turned off , and the primary current ip
discharges the capacitance of Q5 and charges the capacitance of Q8. When
capacitance of Q5 is discharged to zero, its body diode conducts to enable
ZVS turn-on of Q5. Both Qr1 and Qr2 are on and the topological state cor-
responding to this subinterval is reported in Fig. 2.41(d). The current ip(t3)
that enables ZVS operation of Q8 is not the circulating current Icir2HB but de-
pends from the high voltage mode duration TonHV , its value is denoted as
IHVZV S (i.e. IHVZV S = −ip(t3) = −is(t3)/n), as shown in Fig. 2.42. Again, the
value of IHVZV S does not depend from the load condition and is given by the
following equation:
(2.71)












5) t4 − t5: at t = t4, switch Q5 is turned on with ZVS and both secondary
side rectifiers Qr1 and Qr2 remain conducting, as shown in Fig. 2.41(e). After
t = t4, the primary current ip increases with a slope that can be approximated
as Vin/2Lr.
6) t5 − t6: at t = t5, the secondary current is reaches iLout1 (i.e. is(t5) =
iLout1(t5)), Qr1 is turned off , and Qr2, Q1, Q2, Q5 and Q7 are conducting. The
topological state is shown in Fig. 2.41(f). In this subinterval, the resonance
between Lr, Cr and Lout1 takes place and the equivalent resonant circuit is
shown in Fig. 2.7 case a) as in FBPS-QR (in this case the reflected voltage at
secondary side is half comparing with FBPS-QR).
7) t6 − t7: at t = t6, the resonant voltage reaches zero volt, and Qr1 is
turned on, while at the primary side switches Q1, Q2, Q5 and Q7 are still
conducting. The topological state is reported in Fig. 2.41(e).
8) t7 − t8: at t = t7, switch Q2 is turned off, ip charges the capacitance
of switch Q2 and discharges the parasitic capacitance of switch Q3 in order
68
Chapter 2. High conversion ratio isolated dc-dc converters for VRM
application
to achieve ZVS. The topological state is now represented in Fig. 2.41(g). The
current that enables ZVS of Q3 is ip(t7) and it is only slightly smaller than
Icir2HB . Thus, Icir2HB and IHVZV S are a good index to establish when turn-on
ZVS is achieved for all switches. At t = t8, Q3 is turned on at ZVS and ip
freewheels through switches Q1, Q3, Cf1 , Q7, Q7 and Cf2 as shown in Fig.
2.41(h). At t = t8, the positive half-cycle of the switching period is completed
(i.e. t8 = t0 + Tsw2 ).
During the negative half-cycle of a switching period, the behavior of the
circuit is the same as the one described during the positive half-cycle, as
































FIGURE 2.42: Main converter waveforms for Operation Mode
A of multilevel double half-bridge phase sfhift current doubler.
From top to bottom: primary side voltage (vfx − vfy ), voltages
(vph1,2), secondary side transformer current is and inductor cur-
rents (iLout1 and iLout2).
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Comparison between FBPS-QR and multilevel double half-bridge quasi-
resonant
The proposed 2HBPS-QR works in COT as FBPS-QR (section 2.3), but in the
new multilevel topology the constant on time presents two different phases.
The first phase is called high voltage phase and its duration is TonHV , in this
phase the primary side inductance is charged with all the input voltage. The
second phase is called powering phase and its duration is Ton − TonHV , in this
phase takes place the resonant transition. However, since the pre-charging
time of the primary inductance depends on the load condition, is not always
true that the beginning of the second phase corresponds with powering phase,
but actually, depends on the load condition. In fact, is still needed a pre-
charging of the resonant inductance with half of the input voltage. The ben-
efit of a constant TonHV is that the Mode A operation is extended comparing
with the classic FBPS-QR, when in 2HBPS-QR is used half of the transformer
turns ratio.
In order to make a fair comparison between FBPS-QR and 2HBPS-QR, in
Table 2.3 are reported converters parameters for both topologies, where the
equivalent resonant tank are kept as the same. In Fig. 2.43 are reported the
two current capabilities of FBPS-QR and 2HBPS-QR, considering negligible
the parasitic Coss capacitance. The main difference between those converters
is that the second presents and extended Mode A operation region. This is
a paramount importance to consider, since , as reported in section 2.3.2 in
Mode A the frequency does not change, whilst in Mode B changes to control
the output voltage.
TABLE 2.3: Converters parameters of FBPS-QR and 2HBPS-QR
used for the capability comparison in Fig. 2.43
FBPS-QR 2HBPS-QR
Output inductances Lout = 170 nH Lout = 170 nH
External inductance Lr = 120 µH Lr = 30 µH
Resonance capacitance Cr = 132 nF Cr = 132 nF
Transformer turns-ratio n = 40 n = 20
Constant on-time Ton = 800 ns Ton = 800 ns TonHV = 200 ns
Multilevel topology gives higher capability, as demonstrated, but actu-
ally it presents an high numbers of switches which are eight in the proposed
2HBPS-QR that means 4 MOSFETs on during each phases.
As described in section 2.3.1, the ZVS operation of leading-leg switches
of FBPS-QR is achieved over whole load conditions using the stored energy
in the resonant inductance during the freewheeling phase. As demonstrated
the freewheeling current ensures the ZVS transition and as indicated in eq.
(2.62) does not depend from the load condition. In 2HBPS-QR the operation
principle of the ZVS functionality is slightly the same but presents two dif-
ferent ZVS phases. In 2HBPS-QR the lagging-leg switches can achieve ZVS
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FIGURE 2.43: Current capability comparison between FBPS-QR
and 2HBPS-QR without considering parassitic MOSFET capac-
itance effect on ZVS capability.
from light-load to heavy-load with the same energy capability as in FBPS-
QR, but actually, by looking at Fig. 2.44, it is possible to get the main dif-
ferences between FBPS-QR and 2HBPS-QR ZVS transitions. Considering the
ZVS transition of FBPS-QR at t = t1, as reported in Fig. 2.44(a), and compar-
ing with the ZVS of 2HBPS-QR at t = t1 (depicted in 2.44(c)) it is possible to
get how the equivalent resonant circuit during the ZVS transition in 2HBPS-
QR presents two more MOSFET’s parasitic capacitance as depicted in Fig.
2.44(b)) and Fig. 2.44(d)).
However, the main difference is that at t = t3 in 2HBPS-QR the circuit
configuration is as depicted in Fig. 2.44(e), whilst the equivalent resonant
circuit during the ZVS transition is reported in Fig. 2.44(f). IHVZV S current
ensures ZVS transition without varying with the load condition as demon-
strated in eq. (2.71). Hence, to ensure ZVS even in the transition between
high voltag phase to half of the input voltage it is important to derive a effi-
cacious relation between the on-time Ton and the high voltage on time TonHV .
Thus, considering the stray capacitance of the transformer Cw negligible
comparing with the MOSFETs parasitic capacitance Coss and by studying the
circuits in Fig. 2.44(d) and Fig. 2.44(f), hence the energy needed for the ZVS
transition is half at t = t3 comparing with the energy necessary at t = t1.
Thus, the relation between the high voltage on time TonHV and the on-time
Ton are given by:








Icir2HB accomplished from the con-
strains for the same ZVS operations in both phases.
The proposed 2HBPS-QR can overcome the limitation of FBPS-QR and
can work as HV POL, but the implementation of 2HBPS-QR is slightly com-
plicated for two main reasons. The first comes from the control system. TonHV
has to be dependent with the load, and has to satisfy the relation in eq. (2.72)
in all operating load conditions. The second is the operation in light load. In
light load the pre-charging time can be less than the duration of TonHV , thus,







































































FIGURE 2.44: (a) Equivalent circuit in ZVS full-bridge at t1,
(b) Equivalent resonant circuit in ZVS transition mode for full-
bridge topology, (c) Equivalent circuit in ZVS double half-
bridge multilevel at t1, (d) Equivalent resonant circuit in ZVS
transition mode for double half-bridge multilevel at t1 (e)
Equivalent circuit in ZVS double half-bridge multilevel at t3,
(d) Equivalent resonant circuit in ZVS transition mode for dou-
ble half-bridge multilevel at t3.
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the resonant tank has to be designed to meet this requirement, otherwise the





Quasi-Resonant converter for VRM
Applications
This chapter presents a single-stage approach for the 380 V VRM based on
a quasi-resonant multilevel topology constant on-time (COT) operation. The
proposed topology inherently integrates the multi-phase approach, provid-
ing fast phase shedding and flat high efficiency curves even at light load
conditions. The chapter analyses the circuit topology and proposes a con-
trol architecture for fast transient response, including the current sharing ca-
pabilities and finally a current doubler coupling inductor for the proposed
architecture is presented.
3.1 Analysis of the Proposed Converter
The proposed solution is based on an isolated converter, which comprises
half-bridge three-level on the primary side and a current-doubler (CD) recti-
fier on the secondary side as shown in Fig. 3.1. The primary side half-bridge
three-level operates in phase-shifted COT [68] [81], as shown in Fig. 3.2. The
secondary side current-doubler rectifier uses synchronous rectifiers compris-
ing Qr1 and Qr2. Due to resonant transitions, both Qr1 and Qr2 are on at zero
voltage (ZVS). This is obtained by generating a zero current detection (ZCD)
signal on the voltage across the synchronous rectifier switches (i.e. vph1 and
vph2).
The proposed solution presents an additional capacitance Cr on the sec-
ondary side and an innovative driving scheme to enable ZVS operation. To
simplify the analysis, the magnetizing current is neglected, the leakage in-
ductance is included in the external inductance Lr and the divided capaci-
tors C1 and C2 are large enough to be treated as a voltage source (i.e. V cC1 =
V cC2 = Vin/2). Thus, each resonant transition includes Lr, Cr and one of the
output inductances Lout1,2, depending on the vf voltage value.
As before reported the proposed HBPS-QR converter, depicted in Fig. 3.1,
is implemented in a multilevel structure which is the main differences with
FBPS-QR proposed in section 2.3. FBPS-QR has at least one switching node
which is exposed to the transformer stray capacitance [67]. In the FBPS-QR
topology, the parasitic stray capacitance of the transformer is an important
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FIGURE 3.1: 380 V VRM based on a half-bridge three-level on
the primary side and a current doubler with resonant capacitor
Cr on the secondary side.
limitation in high voltage operation. On the other hand, HBPS-QR does not
present a switching node directly exposed to the transformer stray capaci-
tance, since the resonant inductance is placed in between the switching node
and the transformer. This is of paramount importance to consider, as the
transformer does not affect the ZVS capability. In this scenario the trans-
former can be realized in fully interleaved configuration. Secondary, another
important advantage is that the voltage stress on the primary MOSFETs is
decreased by half of the input voltage. This results in lower energy stored
in the primary inductance Lr for ZVS operation together with lower copper
losses at primary side compared with FBPS-QR topology.
The proposed dc-dc converter has two different modes of operation: when
the voltage on the resonant capacitor Cr reaches zero during the input pow-
ering phase (when Q1 and Q2 are on or when Q3 and Q4 are on) and when
the voltage on the resonant capacitor Cr reaches zero during the freewheel-
ing phase (when Q2 and Q3 are on). The two operating modes are denoted as
Operation Mode A and Operation Mode B, respectively, and occur at increas-
ing level of load power, i.e. Mode A is for lighter load conditions and Mode
B for heavier load conditions.
3.1.1 Operation Mode A for HBPS-QR: Resonant Transition
during the powering phase
Following the converter waveforms shown in Fig. 3.2, the proposed con-
verter in PS control mode has twelve operation stages during a switching
cycle that correspond to the topological states shown in Fig. 3.3.
For the simplicity of explanation, we will denote Lout = Lout1 = Lout2 . The
twenty subintervals are described as follows:
1) t0 − t1: at t = t0, switch Q2 is turned on, the primary current ip free-
wheels through switches Q2, Q4 and the flying capacitor Cf , and both Qr1
and Qr2 are on. The topological state is shown in Fig. 3.3(a).
































FIGURE 3.2: Main converter waveforms for Operation Mode
A. From top to bottom: primary side voltages (vf ), voltages
(vph1,2), secondary side transformer current is and inductor cur-
rents (iLout1 and iLout2), gate-source voltage MOSFETs (VgsQ1 ,
VgsQ4 , VgsQ2 and VgsQ3) and zero current detection (ZCD) sig-
nals (ZCD1,2)
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2) t1 − t2: at t = t1, switch Q4 is turned off , and the primary current ip
discharges the capacitance of Q1 and charges the capacitance of Q4. When
capacitance of Q1 is discharged to zero, its body diode conducts to enable
ZVS turn-on of Q1. Both Qr1 and Qr2 are on and the topological state cor-
responding to this subinterval is reported in Fig. 3.3(b). The current ip(t1)
that enable ZVS operation of Q1 is denoted as circulating current IcirHB (i.e.
IcirHB = −ip(t1) = −is(t1)/n), as shown in Fig. 3.2, and it is almost constant
within the interval (t0 − t1).
3) t2 − t3: at t = t2, switch Q1 is turned on with ZVS and both secondary
side rectifiers Qr1 and Qr2 remain conducting, as shown in Fig. 3.3(c). After
t = t1, the primary current ip increases with a slope that can be approximated
as Vin/2Lr.
4) t3 − t4: at t = t3, the secondary current is reaches iLout1 (i.e. is(t3) =
iLout1(t3)), Qr1 is turned off , and Qr2, Q1 and Q2 are conducting. The topo-
logical state is shown in Fig. 3.3(d). Indeed, Qr1 is turned off when the ZCD1
signal is low. Signal ZCD1 is theoretically obtained by measuring the voltage
across Qr1, compared with zero (or with a threshold close to zero) and thus
detecting when the current on Qr1 changes sign. In practice, ZCD1 signal is
obtained with a more complicated procedure also to enable current sharing,
as outlined in section 2.3.3. In this subinterval, the resonance between Lr, Cr
and Lout1 occurs and the equivalent resonant circuit is shown in Fig. 3.4 case
a).
5) t4 − t5: at t = t4, the resonant voltage reaches zero volt, ZCD1 signal
becomes high and switch Qr1 is turned on, while at the primary side switches
Q1 and Q2 are still conducting. The topological state is reported in Fig. 3.3(c).
6) t5 − t6: at t = t5, switch Q1 is turned off , ip charges the capacitance
of switch Q1 and discharges the parasitic capacitance of switch Q4 in order
to achieve ZVS. The topological state is now represented in Fig. 3.3(b). The
current that enables ZVS of Q4 is ip(t5) and it is only slightly smaller than
IcirHB . Thus, IcirHB is still a good index to establish when turn-on ZVS is
achieved for all switches.
7) t6 − t7: at t = t6, Q4 is turned on at ZVS and ip freewheels through
switches Q2, Q4 and Cf , as shown in Fig. 3.3(a). At t = t6, the positive half-
cycle of the switching period is completed (i.e. t6 = t0 + Tsw2 ).
8) t7 − t8: at t = t7, switch Q2 is turned off , ip charges the capacitance
of switch Q2 and discharges the parasitic capacitance of switch Q3 in order to
achieve ZVS. The topological state is now represented in Fig. 3.3(e).
9) t8 − t9: at t = t8, switch Q3 is turned on with ZVS and both secondary
side rectifiers Qr1 and Qr2 remain conducting, as shown in Fig. 3.3(f). After
t = t7, the primary current ip decreases with a slope that can be approximated
as Vin/2Lr.
10) t9− t10: at t = t9, the secondary current is reaches iLout2 (i.e. −is(t9) =
iLout2(t9)), Qr2 is turned off , and Qr1, Q3 and Q4 are conducting. The topo-
logical state is shown in Fig. 3.3(g). Similar to stage (t3 − t4) the principle
operation of this phase is the same, except for different polarities across the
primary side transformer and still the resonance takes place between Lr, Cr
and Lout2.
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11) t10 − t11: at t = t10, the resonant voltage reaches zero volt, ZCD1
signal becomes high and switch Qr2 is turned on, while at the primary side
switches Q3 and Q4 are still conducting. The topological state is reported in
Fig. 3.3(f).
12) t11−t12: at t = t11, switch Q3 is turned off , ip charges the capacitance
of switch Q3 and discharges the parasitic capacitance of switch Q2 in order
to achieve ZVS. The topological state is now represented in Fig. 3.3(e). The
current that enables ZVS of Q4 is ip(t11) and it is only slightly higher than
−IcirHB . At t = t11 when switch Q2 is turned on and the primary current
ip freewheels through Q2, Q4 and the flying capacitor Cf as reported in Fig.
3.3(a). Now the switching period is completed (i.e. t12 = t0 + Tsw).
Taking into account that the average voltage of vph1(t) is equal to the out-
put voltage Vout, the voltage conversion ratio in Mode A is evaluated deriving
vph1(t) and then averaging it over the switching period. The analytical ex-
pression of vph1(t) is obtained solving the equivalent resonant circuit of Fig.
3.4 case a) and applying a step variation of v(t) equal to Vin/2n. Assuming







(1− cos(ωr(t− t3))) ,





















where fr = ωr/(2π) and fsw = 1/Tsw. Since Vout ≪ Vin, Lr/n2 < Lout, and
n > 1, also VoutLr ≪ nVinLout/2. Thus, term VoutLr can be neglected in (3.2)










As can be seen, the output voltage Vout is directly controlled by the switch-
ing frequency fsw. Thus, the proposed solution is inherently a constant-on
time modulation, where the constant phase-shift, here denoted also as constant
on-time Ton, is determined by the resonant transition, while the output volt-
age regulation is obtained by varying the switching frequency. From eq. (2.7),







As can be seen, the circulating current IcirHB , that enables ZVS operation,
is independent on the load conditions, as the voltage conversion ratio and




































































































































































































































































































































































FIGURE 3.3: Switch configuration during each subinterval in
Mode A and Mode B: Mode A ( a) t0 − t1, b) t1 − t2, c) t2 − t3
, d) t3 − t4, c) t4 − t5, b) t5 − t6 a) t6 − t7 e) t7 − t8 f) t8 − t9 g)
t9 − t10 f) t10 − t11 e) t11 − t12) and Mode B ( g) t0 − t1, a) t1 − t2,
b) t2 − t3 , c) t3 − t4, d) t4 − t5, h) t5 − t6, j) t5 − t6).
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(3.6)












where ∆ILout is the peak-to-peak current ripple and iLout(t4) is approxi-
mated as the minimum value of the inductor current iLout1. Thus, using (3.4)











6) t5 − t6: at t = t5, Q1 is turned off , ip charges the capacitance of switch
Q1 and discharges the parasitic capacitance of switch Q4. The topological
state is now depicted in Fig. 3.3(i). At t = t6, Q4 is turned on in ZVS con-
ditions and the positive half-cycle of the switching period is completed (i.e.
t6 = t0 +
Tsw
2
) and the topological state of Fig. 3.3(j) is the first one of the
negative half-cycle.
During the negative half-cycle of a switching period, the behavior of the
circuit is the same as the one described during the positive half-cycle, as de-
picted in Fig. 3.5.
Similarly to Mode A, the output voltage is derived averaging vph1(t) over











H (t− t5)) (1− cos (ωr(t− t5))) ,
where H(t) is the Heaviside function (i.e. H(t) = 1, for t ≥ 0 and H(t) = 0
for t < 0) and the duration of the resonant voltage is TrB as reported in Fig.
3.5. In eq. (3.8) the unique difference with FBPS-QR is that due to multilevel
topology here the input voltage for the resonant tank is one half.




















It is worth noting that equation (3.9) differs from equation (3.3) only in
the factor between the brackets and the output voltage Vout is still controlled
by the switching frequency fsw even in Mode B. In fact, looking at (3.7), Tφ
decreases when the load current Iout increases. Thus, from (3.9), the output
voltage Vout decreases and the control system imposes the reference voltage
Vref by increasing fsw.




































FIGURE 3.5: Main converter waveforms for Operation Mode B.
From top to bottom: primary side voltages (vx and vy), voltages
(vph1,2), secondary side transformer current is and inductor cur-
rents (iLout1 and iLout2)
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3.2 Differences between FBPS quasi-resonant and
HBPS multilevel quasi-resonant converter
To demonstrate the comparability in power density and efficiency between
between FBPS quasi resonant 48 V VRM showed in section 2.4 and HBPS
multilevel quasi-resonant converter 380 V VRM, in this section the funda-
mental metrics are calculated.
In order to make a fair VRM comparison between the three topologies (48
V quasi resonant FBPS, 380 V quasi-resonant multilevel HBPS and FBPS), the
main converters are kept as similar as possible, designing both with the same
equivalent resonant tank, in order to obtain the same switching frequency, as
reported in table 3.1.
ZVS condition at primary side
ZVS at primary side in the proposed version, as in the 48 V case for FBPS-QR
has been widely discussed as a way to ensure high frequency operation and
high efficiency. As reported in section 3.1 the recirculating current, equation
3.4, enables ZVS operation and, as demonstrated, it is load-independent. In
order to make a fair comparison, a common on-time-dependent model for
the inductive energy is described for the three topologies. The following
equation is useful to show the impact of the ZVS capability between the 48











where Iric is the circulating current in FBPS-QR case and HBPS-QR case
as given by equations (2.7) and (3.4).
TABLE 3.1: Comparison between FBPS and HBPS for the pro-
posed quasi-resonant converter
48 V FBPS-QR 380 V FBPS-QR 380 V HBPS-QR
FET(Cossavg ) BSC042NE7NS3 (1.4nF) IPL60R299CP (228pF) BSZ42DN25NS3 (72pF)
Turns ratio n nnom 8nnom 4nnom
Lp Lpnom 64Lpnom 16Lpnom
Ipric Ipricnom >> Ipricnom/16 ≈ pricnom/8
Ippk Ippknom Ippknom/16 Ippknom/8
Iprms Iprmsnom > Iprmsnom/16 Iprmsnom/8
From equation 3.10 it is possible to obtain the graph reported in Fig. 3.6
where it is shown (in red), as function on Ton, the stored energy that actu-
ally determines the recirculating current at primary side. The red curve in
Fig. 3.10 is plotted using the following data: nnom = 5, Lpnom = 1.7µH ,
Cres = 130nF , Lout = 170nH and Vout = 1.8V . The comparison made in Fig.
3.6 is consistent since the equivalent resonant tank reported at secondary side
is kept a as the same for all converters compared. It is necessary to create an
3.2. Differences between FBPS quasi-resonant and HBPS multilevel
quasi-resonant converter
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accurate model to predict the large-signal Coss value for all MOSFETs under
evaluation [82], so as to predict the ZVS boundary for each MOSFETs for the
different VRMs here compared. As reported in [82], the large signal Coss pro-
vide a practical and accurate tool for fast switching loss evaluation of WBG
power MOSFETs, while the small signal based Coss datasheet parameters can
be misleading. In table 3.1 are reported three different MOSFETs and their
average MOSFET parasitic capacitance calculated using equation (2.68).
In eq. (2.68) Vdsmax depends from the topology (48 V VRM based on FBPS
is 48 V, whilst in 380 V VRM based on FBPS is 380 V and finally in 380 V
VRM HBPS is 190 V). In regards to ZVS for the three VRMs, in Table 3.1, in
Fig. 3.6 are reported the ZVS boundaries calculated using equation (2.67) and
considering Cw as parasitic transformer stray capacitance, .
As reported in equation (2.67) Cw is important once the transformer is im-
plemented in planar structure and, as investigate in [83] is in parallel with
the MOSFETs parasitic capacitance. For the sake of explanation in Fig. 3.7(a)
and 3.7(b) report respectively the circuit during the ZVS mode for FBPS-QR
and its equivalent resonant circuit during ZVS transition mode. In general
FBPS-QR has at least one switching node which is directly exposed to the
transformer stray capacitance since the resonant inductance position (under
hypotheses that Lr >> Lk) can be either connected directly to the Vx or Vy
net. This results in a higher energy for ZVS transition for FBPS-QR. On the
contrary, in HBPS-QR the switching node that can be exposed directly to the
transformer stray capacitance Cw is Vf , that can actually be separated with
the resonant inductance, as reported in Fig. 3.1. In Fig. 3.7(c) the primary
side circuit configuration during ZVS transition and its equivalent resonant
circuit are reported. From Fig. 3.7(c) and 3.7(d) it is possible to understand
how the HBPS-QR ZVS transition does not depend on transformer stray ca-
pacitance: this is of foremost importance to consider. Thus, the minimum
energy stored in the resonant inductance, during ZVS operation, has to be










In FBPS-QR the transformer stray capacitance needs to be limited pre-
venting an interleaved winding arrangement, thus increasing ac resistance.
By looking at the diagram in Fig. 3.6 it can be noticed that the technol-
ogy of the MOSFETs and transformer becomes crucial for achieving ZVS.
In Fig. 3.6, in blue, the ZVS condition for 48 V VRM based on FBPS-QR
without considering Cw is reported. In fact, at this voltage the transformer
parasitic stray capacitance can be neglected. Instead, in green, is highlighted
the ZVS boundary condition for HBPS-QR 380 V VRM considering only the
FETs parasitic capacitance. Finally, the cyan and magenta lines correspond
to the ZVS boundary condition respectively for FBPS-QR 380 V VRM with
(CW = 800pF ) and without considering the transformer parasitic stray ca-
pacitance.
In the multilevel quasi-resonant HBPS topology, overcoming the constraint
of containing stray capacitance, a fully interleaved windings planar structure
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ZVS region 380V FB with C
W
ZVS region 380V HB
ZVS region 380V FB
ZVS region 48V FB
FIGURE 3.6: Stored energy in the resonant inductance during
ZVS transition (in red) vs ZVS regions for 48V FB (blu), 380V
HB (green), 380V FB (magenta) and 380V FB considering para-
sitic windings capacitance Cw (cyan).
is used to allow high switching frequency operation. However, the proposed
planar structure is not implemented in a fully interleaved structure but in
a semi-interleaved arrangement in order to suppress the CM noise in the
transformer, which is one of the main sources of the EMI noise. The pro-
posed planar transformer was designed to find a balance between the stray
transformer capacitance Cw and the ac resistance Rac. In the FBPS-QR the
transformer would have been critical due to higher transformer turns ratio
so as higher Rdc and Rac and also higher CM noise. Thus, the proposed solu-
tion results in high efficiency and high power density as HV POL converter.
In section 4.4 the transformer realization for HBPS-QR is presented for
both semi and fully interleaved windings arrangement.
Power density








where B is the flux density and Vph1 is given by eq. (3.1) and the secondary
windings turns are Ns = 1. From eq. (3.12) it follows that both converter
FBPS-QR and HBPS-QR multilevel have the same equivalent core cross sec-
tion area, and so the same transformer volume. The output inductance Lout
are the same in both solution assuming that both converters cell are carrying
the same current. This is of paramount importance to consider, because the
power density is dominated by the transformer volume.
The primary inductance volume for FBPS-QR and even in HBPS-QR de-
pends from the peak current and also from the RMS current as described by
the following relation:
(3.13)Lrvolume ∝ IpRMS ∗IpPK ∗Lr.








































FIGURE 3.7: (a) Equivalent circuit in ZVS full-bridge, (b) Equiv-
alent resonant circuit in ZVS transition mode for full-bridge
topology, (c) Equivalent circuit in ZVS half-bridge multilevel,
(d) Equivalent resonant circuit in ZVS transition mode for half-
bridge multilevel topology proposed.
Hence, considering equation (3.13), the total volume does not depend
only from the peak current, so, it is important to consider even the ZVS ca-
pability comparison from the technology point of view. Thus, it is useful to
calculate the peak current and RMS current at primary side for both 380 V































Considering equations (3.14), (3.15), (3.16) and (3.17) it is easy to demon-
strate (table 3.2) that the peak current is 8 times larger in 48 V VRM FBPS-QR
comparing with 380 V VRM HBPS-QR. This is actually as expectation, since
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the transformer turns ratio in HBPS-QR is 4 times larger than in FBPS-QR.
Moreover, the RMS current scales with the turns ratio of the transformer.
This is confirmed by the graph reported in Fig. 3.6, where the energy for ZVS
for FBPS-QR 48 V VRM and HBPS-QR 380 V VRM are almost the same. Thus,
380 V VRM HBPS-QR has the same power density of 48 V VRM FBPS-QR,
making our proposed solution suitable for all POL applications as HV POL.
As here demonstrated the primary RMS current in HBPS-QR 380 V VRM is
very low which reduces the conduction losses in the primary MOSFETs and
transformer, making it theoretically more efficient than FBPS-QR 48 V VRM.
Finally, it is also interesting to compare the power density between HBPS-
QR and FBPS-QR, both for 380 V VRM application, in order to validate our
proposed topology, as done for 48 V VRM application by using equations
(3.14), (3.15), (3.16) and (3.17). The only difference between FBPS-QR and
HBPS-QR for VRM application is a technology issue as demonstrated before
and explained in Fig. 3.6. The ZVS capability of FBPS-QR for high voltage
is limited by technology MOSFETs. Thus, the primary resonant inductance
would be bigger as clarified in table 3.2.
3.3 Control System, Current Sharing and Dynamic
Performance
The controller block diagram of the multi-phase dc-dc converter 380 V VRM
is reported in Fig. 3.8, where two interleaved phases, indicated as CELL1,2,
are shown. The voltage loop controller implements the load line, as required
by VRM specifications, imposing a resistive output impedance equal to Rll,
i.e. Vref = Vout − RllIcellT . This is obtained by calculating the voltage error
by the difference between the reference voltage Vref , determined by the volt-
age identification (VID) code, and the sum of voltage vout and of the total
cell current icellT multiplied by the load line resistance Rll [31]. As in any
VRM applications, the inductor current is detected and used instead of the
output current. The voltage error is then processed by the PID controller that
drives the voltage controlled oscillator (VCO), the frequency of which is mul-
tiplexed for each of the interleaved cells. From each cell, two PWM signals
with a duty cycle of 50% are generated on the primary side with programmed
time shift equal to Ton.
Fig. 3.8 also reports the block diagram for the current sharing loop needed
to ensure the current balancing in presence of mismatches in the resonant
components. This additional loop regulates the delay (of the digital delay
line (DDL)) of the turn-off of the synchronous rectifier switches Qr1,2 with
respect to the commutation instant determined by ZCD signal. Instead from
the control prospective as was demonstrated in section 2.3.4 the converter
presented in this paper is a buck derived topology. Fig. 3.9 shows the con-
trol to output transfer function calculated by Matlab simulation (using the
parameters of Table 3.2) where is reported the typical second-order transfer
function of the buck converter. For further details on the current sharing
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functionality and the small signal analysis the interested reader should refer
to the FBPS-QR functionalities presented in section 2.3.
TABLE 3.2: Converter parameters
Input voltage Vin = 380 V
Output inductances Lout = 110 nH
External inductance Lr = 28.8 µH
Resonance capacitance Cr = 132 nF
Transformer turns-ratio n = 20
Constant on-time Ton = 725 ns

































FIGURE 3.8: Block diagram of the multi-phase control architec-













































FIGURE 3.9: Control to output transfer function calculated with
Matlab using the parameters reported in Table 3.2.
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3.4 Startup 380 V VRM HBPS-QR
Start-up is also a concern for the proposed 380 V VRM based on multilevel
topology [35] [84] at primary side. Initially the flying capacitor is uncharged,
in this scenario if the converter is started up Q1 and Q4 will see the full in-
put voltage. This will not allow to used reduced voltage rated device and
even the functionality of the converter will be compromised, until the flying
capacitor naturally reached the half of the input voltage due to phase-shift
operation. A precharging method of the flying capacitor is shown in Fig.
3.10. The startup circuit operates through two signal MOSFETs in series with
the flying capacitor. The value of the zener in parallel with the Vsg of the
P-MOS fixed the precharging current. Key waveforms during the proposed
start up procedure for HBPS-QR are shown in Fig. 3.11. The proposed start-
up can be divided in two phases. In the first phase, during the precharg-
ing time Tpre, the flying capacitor Cf is charged. When the flying capacitor
voltage VCf reached Vz ((with Vz = Vinmax/2+5 V)) the zener diode starts to
conduct to keep the flying capacitor voltage slightly above half of the input
voltage. During the precharging time all power MOSFETs are off . In the
second phase, when the VRM is enabled, the converter is started up and the






















FIGURE 3.10: Startup circuit of HBPS-QR in red.
The proposed start-up circuit depicted in Fig. 3.10 ensure even the func-
tionality during phase shedding procedure. In fact, all cells are started up all
together during the precharging mode, and if shaded, their flying capacitor
are kept charged with a pulsed charged.








FIGURE 3.11: Conceptual Startup waveforms of the circuit re-
ported in Fig. 3.10.
3.5 Coupling inductor in HBPS-QR
Fig. 3.12(a) shows the proposed coupled-inductor scheme for HBPS-QR with
double current rectifier, where M is the coupling inductance between the
output inductances that represents the coupling effect and L0 is the self in-
ductance. Because the coupling inductor effect between the two output in-
ductances cannot be considered as two individual inductors, as described
in [85] [86] [87], the electrical model of coupled-inductor is equivalent as in












































FIGURE 3.12: HBPS-QR multilevel with coupling inductor dou-
ble current a) 380 V VRM schematic with coupled inductor dou-
ble current, (b) equivalent electrical circuit for coupled inductor.
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The analysis of coupling inductor in HBPS-QR is carried out considering
the converter in Mode A and the switching configuration as depicted in Fig.
3.3(d), corresponding at subinterval t3 − t4, where the resonance between Lr,
Cr and LoutCI (i.e. the equivalent output inductance for the current doubler
coupling inductor) takes place. Now the analytical expression of vph1CI con-











(1− cos(ωrCI (t− t3))) ,
were the equivalent output inductance for the resonant tank in coupled
inductor current doubler is LoutCI =
L2+2·L·M
L+M
, whilst the resonant angular























where frCI = ωrCI/2π.
Considering the converter in Mode A and the switching configuration as
depicted in Fig. 3.3(d), corresponding at subinterval t3 − t4 the following




= vph1 − vout − vM ,
where vM = ML+2M vph1CI .
Thus, expression for the current increment of iLout1 during subinterval t3−























Equation 3.21 is derived considering double current implemented with
coupled inductor, whilst the incremental current component during the power
phase (subinterval t3 − t4), obtained considering non-coupled inductors, is












In order to make fair comparisons, the converter with non-coupled and
inverse coupling inductors is kept as similar as possible. Designing both
converters with the same transient equivalent inductance (i.e. Lout, in non-
coupled double current referred to Fig. 3.1), and keeping the same switching
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frequency, increasing Cres in the non-coupled converter due to lower equiv-
alent inductance for the resonant tank, as reported in Fig. 3.13. Considering
M > L it is possible to demonstrate analytically that the current ripple in
the current-doubler coupling inductor is slightly half compared with non-
coupled configuration. From eqs. (3.2), (3.19), (3.21) and (3.22) the following








as graphically demonstrate also in Fig. 3.13. Furthermore, coupling in-
ductor offers unique advantages over non-coupled inductor in a HBPS-QR.
As previously reported the equivalent output inductance for the resonant
tank is higher compared with the equivalent transient inductance. Thus, and
considering the same switching frequency for both solutions, by reducing the
resonant time for non-coupled configuration, the coupling inductor configu-
ration gives higher current capability (in section 2.3.2 are reported the current
capability concept for FBPS-QR) than is reachable using non-coupled config-
uration. This is a unique advantage that gives higher dynamic performance
and also higher efficiency in entire load range adopting coupled inductor in
HBPS-QR.
Finally as described in section 2.3.2 it is possible to derive the relation be-
tween the maximum output voltage Vout, obtained at the maximum switch-
ing frequency expressed by eq. (2.15), and the converter output current Iout
using coupling inductor for the current doubler. This relation is denotated
as current capability Vout,max(Iout) which indicates the maximum theoretical
power capability for a given converter parameters. To derive the relation
VoutIout for HBPS-QR (would be the same for FBPS-QR) implemented with
coupling inductor it comes useful to highlight the differences between HBPS-
QR implemented with and without coupling-inductor. Firstly, as depicted in
Fig. 3.13, for a fixed switching frequency for both coupling and non-coupling
solution, the resonant time is 150 ns less in coupling inductor solution which
gives an important advantages since the degradation of the resonant volt-
age depends from both the on-time (Tsh) and the resonant time (Tres). Lower
resonant time gives higher current capability, since the RMS value for both
resonant transition is the same. Secondary, the pre-charging time, equation
(2.9) for FBPS-QR, required to increase the secondary current is from −nIcirHB
to iLout1(t4), i.e. when the resonant transition starts, is higher in coupling in-
ductor topology. In fact, combining equation (2.9) with equation (3.23) it
is possible to derive the pre-charging time for HBPS-QR implemented with
coupling inductor:










The last important difference between coupled and non-coupled current
doubler is the maximum voltage for the resonant voltage that can be analyt-
ically described from the following equations:
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Tres = 670nsTresCI = 520ns
Iout = 0A
FIGURE 3.13: Inductor current waveforms with a without cou-
pling inductor maintaining the same switching frequency and
same equivalent transient inductance, simulated with Simplis.


















Since LoutCI = Lout it follows that VpeakCI > VpeakNCI .
Considering the differences between coupling a non coupling inductor,
equation (3.24) and the demonstration of current capability described in sec-
tion 2.3.2, it is possible to derive the graph in Fig. 3.14. In Fig. 3.14, in blue, is
depicted the current capability (maximum output voltage Vout obtained at the
maximum switching frequency, as a function of the converter output current
Iout) for the coupled solution compared at the same Vout in no-load condition
for both current doubler rectifier. From Fig. 3.14 it follows that the current
capability for coupled inductor configuration is higher for almost all entire
load. Another advantages of HBPS-QR implemented with coupled-inductor
is that the converter works in Mode A until 20A. This is of paramount to con-
sider since the efficiency degradation at medium and high load mainly de-
pends from the higher switching frequency and also from the RMS current
in the output inductances. With coupling inductor it is possible to mitigate
both effects reaching higher efficiency in all operating loads.
Output current [A]














Current capability with coupled inductor
Current capability without coupled inductor
FIGURE 3.14: Current capability: maximum output voltage
Vout obtained at the maximum switching frequency, as a func-
tion of the converter output current Iout, comparison between
coupled and noncoupled inductor configuration.
Furthermore, it is interesting to notice in Fig. 3.14 how the degradation of
the output voltage is faster in coupling inductor configuration. This is due to
lower resonant time for coupled inductor solution. In general this behaviour
does not affect the coupling inductor capability since the maximum current
for each cell is around 60-70A.
Finally, from Fig. 3.15 it is possible to derive the relation between Vout
and Iout as a function of switching frequency fsw. As obtained in Fig. 3.15,
in coupled inductor solution all the curves are almost flat for a wider range
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FIGURE 3.15: Possible operating points at fixed frquency. Com-
parison between noncoupled (red) e coupled (blue) indcutor.
of output current comparing with non-coupled solution. Thus, the regula-
tion of the output voltage is obtained with a small frequency variation in
coupled inductor. This is an important property that gives higher dynamic
performance even if the equivalent output inductance is the same for both
solution.
3.6 Design of HBPS-QR
There are several ways to design the proposed HBPS-QR converter. In gen-
eral there are not a specific design flow to make the best solution, since the
converter proposed in this research is slightly complicate. In this section is
carried out a general procedure useful from the design point of view and
even useful to clarify how this converter is definitely a best solution as HV
POL with high dynamic performance. Before proposing a design example,
are specified the main losses which affect HBPS-QR and layout considera-
tion. Moreover at the end of this section there will be demonstrated the ro-
bustness of the proposed HBPS-QR.
3.6.1 Losses in HBPS-QR and design layout consideration
HBPS-QR is in ZVS both at primary side and secondary side and the trans-
former core losses depends from the resonant voltage and frequency.
As previously highlighted the proposed converter are under ZVS turn-
on, however if the driver is not as much fast there will be a turn-off MOSFETs
losses of each leg. The model of estimation of the turn-off losses is slightly
complicated and depends on many factors, however if strong driver are used
these losses can be reduced near zero.
Gate losses can be estimated according with [88] using the following equa-
tion:
Pgate = Vg ·Qg · fsw, (3.27)
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where Vg is the gate voltage and Qg the total gate charge.
As a transformer based topology, HBPS-QR is affected by core losses,
which can be estimated using Steinmetz’s equation [89]:





where k, β and α can be estimated form the core material datasheet. To








where Ae is the equivalent core cross section area.
3.6.2 Design procedure
Step 1
Firstly it is important to clarify the specification of the converter such as: total
occupation area of the converter Atot, maximum output current Ioutmax , out-
put voltage range, output voltage tolerance band and maximum load slew
rate.
Step 2
The rectifier current doubler of the converter proposed in this work and de-
picted in Fig. 3.1 is composed by two MOSFETs. To select the number of
the MOSFET for each phases at secondary side it is important to consider the
RdsON of the MOSFET. Thus, has highlighted, the resonant behaviour is the
main limitation of the proposed solution because higher voltage MOSFETs
are needed, therefor the voltage peak is established by the technology. To
mitigate this issue more rectifier MOSFETs in parallel are placed finding the











Thus, the minimum transformer ratio, considering the MOSFET’s tech-





Equation (3.31) is not always a consistent approximation. Considering
eq. (3.30) it is possible to generate the graph in Fig. 3.16(a). Hence, equation
(3.31) does not give an adequate simplification. In fact, the dependence of
the peak voltage with the primary inductance is considerable. But actually is
acceptable as second step for designing the converter.
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Step 3
HBPS-QR is mainly designed to ease the transformer design as an evolution
from FBPS-QR converter. However, still, the transformer needs to be care-
fully designed because it affects the performance both at primary and sec-
ondary side of the converter. From eq. (3.31) the constrain on the minimum
transformer turns ratio is given considering the maximum voltage on the
secondary MOSFETs selected. To calculate the maximum transformer turns
ratio the following consideration can indirectly define its value.
In general, in HBPS-QR converter the switching frequency depends mainly
on the transformer turns ratio. From Fig. 3.16(b) and eq. 3.2 it follows that
the impact of the turns ratio on the switching frequency is a first order ef-
fect. Thus, it is possible to derive the maximum turns nmax ratio from the
maximum switching frequency specification.
Turns ratio










































FIGURE 3.16: a) variation of the maximum resonant voltage on
secondary side Vphmax vs turns ratio, b) variation of the switch-
ing frequency vs turns ratio, based on the parameters reported
in Table 3.2 except for Lp (Lp(blue) = 20µH , Lp(red) = 24µH ,
Lp(yellow) = 29µH , Lp(green) = 34µH and Lp(magenta) =
39µH).
From (2.56) the critical inductance relationship for HBPS-QR LcrtHBPS−QR














where fr ≈ 4fswmin as a conceivable approximation, whilst ωc depends
from the loop bandwidth that can be ωc = 2π70k.
Consequently, considering eq. (3.32), the maximum turns ratio limits the
transient response of the converter.
Step 4
After selected the turns ratio of the transformer and the maximum output
inductance it is possible to calculate the primary inductance. Considering
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equations (3.30) and approximating VoutLr << nVinLout2 , the primary induc-





Finally, to obtain the resonant capacitance Cres a good rule of thumb is
to derive it from the minimum switching frequency and obtain Cres from eq.
(3.2).
Thus, all the resonant tank parameters are selected and it is possible to
calculate the current capability from eq. (3.9), as done for FBPS-QR in section
2.3.1. Using the parameters of Table 3.2, several capabilities are reported in
Fig. 3.17. Firstly, it is essential to verify that the converter has not a wide
output peak current range, adopting nominal resonant tank parameters with
different input voltage. The actual peak current variation for different input
voltages are depicted in Fig. 3.17(a), thus the peak current variation is around
18 A. The purpose of this graph is to underline how the switching frequency
can change significantly at different input voltages.
Fig. 3.17(b) shows the comparison between capability using nominal tank
components and worst case, when all tank components are at their maximum
value (i.e. all resonant tank components have an high tolerance between 10%
to 20%). As reported in Fig. 3.17(b) the actual peak current in the worst case
should not be inside the VRM constrains which typically is around 50 A to
60 A for each cell.
To design HBPS-QR converter it is important to be confident with the ef-
fect on the current capability caused by the variation of the resonant tank
parameters. The capability variation with different resonant capacitance Cres
are outlined in Fig. 3.17(c), thus, high value of Cres can change consider-
ably the maximum switching frequency in light load, since the converter can
supply higher voltage with higher Cres. Moreover, high value of Cres can
slightly increase the maximum output current but on the other hand this ac-
tually makes higher frequency variation on the entire output current load,
resulting in worse dynamic response. Fig. 3.17(d) reports the capability vari-
ation at different resonant inductance Lp which yields two important infor-
mations: the actual output voltage does not change consistently, thus the
resonant transition in Mode A is not affected by the inductance value. On the
other hand, the maximum current depends on the primary inductance value
because the pre-charging time. Instead Lout variation, on the current capabil-
ity, produces two main effects: switching frequency variation and maximum
current capability as reported in Fig. 3.17(e). Finally considering the on-time
variation Ton on the current capability, Fig. 3.17(f), it follows that it does not
affect the maximum output current. Instead, Ton is an important parameter
to achieve ZVS condition at primary side.
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Output current [A]
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apabilities for different scenarios using the value from Table 3.2: a)
capability comparison with nominal parameter for resonant tank at different
input voltage Vin, b) capability comparison from the nominal condition and
worst case as input voltage and resonant tank parameters
(Lout = Loutnom ∗ 0.8, Lp = Lpnom ∗ 1.2, Cres = Cresnom ∗ 0.9 and Vin = 360V ), c)
capability comparison in nominal condition with different resonant
inductance Cres, d) capability comparison in nominal condition with
different resonant inductance Lp e) capability comparison in nominal
condition with different resonant inductance Lout and f) capability
comparison in nominal condition with different on-times Ton
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Step 5
In section 3.2 the actual ZVS transition has been explained and the benefit
of HBPS-QR in such techniques. In this dissertation has been widely dis-
cussed how to improve the zero voltage range by using HBPS-QR resonant
converter, however some important design equations have not reported yet.
As before explained in Fig. 3.7(c) and 3.7(d) the key of zero voltage switch-
ing is the amount of energy stored in the resonant inductance Lp versus the
energy required to charge and discharge the circuit capacitances formed by
two parasitic capacitance 2Coss. To improve the ZVS capability there are three
key techniques: chose MOSFETs with less parasitic output capacitance Coss,
increase the primary inductance Lp and increase the actual current before
ZVS transition [90]. The energy needed for ZVS is required at the end of the
free-wheeling phases (t0-t1 and t6-t7) as reported in Fig. 3.18(a), where the ac-
tual current which performs ZVS transition is IcirHB , obtained from eq. (3.4).
However there are other two ZVS transitions (t5-t6 and t11-t12) where the cur-
rent, which ensure ZVS operation is not IcirHB , but actually is the primary
current at t = t5 or t = t11, which is slightly less than IcirHB , as highlighted in
section 3.1.1. Moreover, since the circuit during the ZVS transition is a reso-
nant circuit, as reported in Fig. 3.7(d), its resonant frequency may be useful







The time condition for achieving ZVS is one fourth the resonant period








where Cossavg is given by equation (2.68).
If we consider both energy and resonant time for ZVS transition, respec-
tively eq. (3.10) and eq. (3.35), it follows that the leakage inductance can in-
crease the energy for ZVS transition, on the other hand it increases the dead
time required, which is not compatible in high switching frequency applica-
tion as VRM. Thus, it is mandatory to chose low parasitic capacitance related
MOSFETs. Furthermore, it is also important to consider the amplitude of the
resonant voltage transition during ZVS phase which depends from the pri-
mary current stored in the resonant inductance and the LC network’s char-
acteristic impedance. Considering the worst case at t = t5 or t = t11, the
following relation is mandatory to reach ZVS transition in all conditions.







Note that equation (3.36) is the same as eq. (3.10), however it estimates
the actual energy for ZVS transition in the worst case. In order to find out the
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Actual ZVS operation: a)Main waveforms during ZVS transitions b) the
actual energy store in Lp at t = t5 or t = t11 (worst case) for different Ton
(from 625ns to 850ns), in black the predicted energy required, for MOS1
(BSZ42DN25NS3) and MOS2 (BSZ16DN25NS3) to ensure ZVS transition.
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optimal condition for ZVS operation, keeping low RMS at primary side, it is
essential to derive the primary current at t = t5 from the following equation:




In Fig. 3.18(b) are depicted the energy stored in the resonant inductance
at t = t5 or t = t11 in function of primary inductance Lp at different Ton
(from 625ns to 850ns). Fig. 3.18(b) gives a general understanding regarding
the impact of the primary inductance and the on-time on the ZVS capability,
considering also its effect on the dynamic response.
Step 6
The basic operating principles discussed in Section 3.1.1 are based on the
assumption that the flying capacitor is balanced to half of the input voltage,
keeping a DC value.





















where IcirHB is given by eq. (3.4).
To keep a small voltage ripple, a large enough flying capacitor must be
selected. For lower switching frequency the flying capacitor requirement
needs to be larger increasing the occupation area of the converter. More-
over, an interesting proprieties of HBPS-QR is that voltage ripple is grater
at zero load, because the converter is switching at lower frequency. Con-
sidering Cf = 300 nF and the switching frequency fsw = 400 kHz and a
circulating current IcirHB = 750 mA, from Fig. 3.19, the voltage ripple on the
flying capacitor is around 1.2 V, which is acceptable for the proposed topol-
ogy. Another important concern about the flying capacitor comes at the start-
up. After the pre-charging mode (Section 3.4) the converter starts to switch
at low frequency for a normal operation of the start-up, causing high voltage
ripple on the flying capacitor.
Small voltage ripple will ensure proper converter operation even during
start-up procedure.
3.6.3 Robust design of HBPS-QR
In designing HBPS-QR, selecting proper values of primary inductance, out-
put inductance and resonant capacitance are important for determining the
performance of the system. As reported in Section 3.1.1 the circulating cur-
rent IcirHB is an important design parameter to validate the actual ZVS per-
formance at primary side and actually it is strongly dependent on the reso-
nant tank parameters. However, if the circulating current is too high, effi-
ciency will be lower, as highlighted in Section 3.2. We need to create a model
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Flying capacitance [nF]

















Voltage ripple @300 kHz
Voltage ripple @400 kHz
Voltage ripple @500 kHz
FIGURE 3.19: Flying capacitor voltage ripple varying flying ca-
pacitor capacitance with a fixed circulating current IcirHB =
750mA.
to predict the ZVS capability considering the tolerance of the resonant tank
component and the input voltage range.
Before studying the hard switching behaviour it is important to define
an accurate model for the voltage transition on each MOSFETs during ZVS
operation.
Considering the equivalent resonant circuit during ZVS transition, de-
picted in Fig. 3.7(d), for HBPS-QR, it is possible to derive the behaviour of
the resonant ZVS transition. Thus, with IcirHB as stored current in Lp, the











· IcirHB · ωr
s2 + ω2r




is the resonant angular
frequency of the resonant ZVS circuit.





IcirHB · sin (ωr(t− t1))
If the circulating current is enough to discharge and charge the output ca-
pacitance of MOSFETs during ZVS operation, the turn-on does not presents
hard switching event, supposing the right Tdead from eq. (3.35). On the con-
trary if the energy in the resonant inductance is not enough (EL < Ec) there
will be a certain level of hard switching, which can be obtained from the
following equation:
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where equation (3.41) is derived from eq. (3.40).
From eq. 3.41 the hard switching voltage level can be plotted in Fig.
3.20(a), for different tank parameters, considering as nominal value: Lr =
30 µH , Lout = 220 nH , Cres = 172 nF (with transformer parasitic effect of
40 nF on the resonant capacitance Cres i.e. Cw = 100pF with turns ratio
n = 20), Vout = 1.8 V , transformer turns ration n = 20 and Vin = 380 V
with the tolerance of 10% for the capacitance and 20% for inductance. The
graphs in Fig. 3.20(a) and Fig. 3.20(b) are obtained considering the converter
in Mode A. In almost all cases, ZVS can be achieved. The worst case occurs
when the resonant tank components are at their maximum value and the in-
put voltage is at its minimum value. Even if the hard switching occurs there
will be a minor impact on the efficiency. This means that the tank resonance
design is very robust for ZVS range, making the propose HBPS-QR converter
suitable for the production.
Finally it is also relevant to calculate the ZVS capability at different input
voltage. In Fig. 3.20(b) are reported the hard switching voltage level for dif-
ferent input voltages, supposing nominal resonant tank parameters. From
Fig. 3.20(b) it follows that the impact on the ZVS capability at different input
voltages has a minor impact on the ZVS functionality. This is a paramount
important to consider since the 380 V bus presents an important voltage vari-
ation.
3.6.4 Driving system
The top-level view of the driver architecture is reported in Fig. 3.21, where
each cell are driven by 3 drivers, one for the rectifier MOSFETs and two for
the multilevel half-bridge.
At primary side the circuit is made by two isolated driver (SI827X) whom
have to ensure an high common mode transient immunity [91]. Common
mode transient immunity (for SI827X is 350KV/µs) is an important param-
eter, of a isolated gate driver, to consider, especially when operating at high
frequency as in the proposed converter. Fig. 3.21 shows that there are three
floating domains with a voltage slew rate of 190 V during the dead time
(around 100ns). The most noticeable drawback of the proposed driving sys-
tem is that Q1 gate’s supply has two diodes in between the voltage driver
supply and the auxiliary supply.
At secondary side the driver ensure ZVS transition, as described in sec-
tion 3.1.1, by observing the resonant voltage of each phase.
3.7 Experimental Results HBPS-QR 380 V VRM
The proposed system has been tested for VRM application. This section
presents the experimental results.
As shown in Fig. 3.22 a test board with 2 cells and Iout = 120A has been
realized to experimentally validate the performance of proposed topology.
The total space of the test board is 44mmX43mm. The primary side half-
bridge multilevel is implemented with BSZ42DN25NS3. The secondary side
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odeled hard switching voltage considering: a) resonant tank tolerance, b)














































FIGURE 3.21: Driving system at primary and secondary side.
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are FDMC8010. The main passive elements parameters are as follows: Lr =
28.8µH , Lout = 220nH (FP1008R1-R220-R), Cr = 176nH and the transformer
is constructed by planar core (E22/6/16 FERROXCUBE 3F4) with a turns
ratio of 20:1. The switching frequency is about 440 kHz for each phase.
43mm
44mm
FIGURE 3.22: Test board VRM from 380V to 1V8 with noncou-
pled inductor.
Efficiency measurements, including converter and driving losses, at nom-
inal output voltage Vout = 1.8V and Vin = 380V , are shown in Fig. 3.23.
Moreover, to demonstrate the wide input range operating condition, is re-
ported in Fig. 3.23 the efficiency at nominal output voltage Vout = 1.8V and
Vin = 360V . The peak efficiency is equal to 93% and it is maintained high by
using phase shedding. Comparing with the two stage approach, the overall
efficiency is higher in a 380 V VRM in the all entire operating load, especially
in light load, where, in the two stage approach the overall losses are domi-
nated by the first stage (7W at no load in the IBC [27] whilst the proposed
solution is 2.2W).
Output current [A]















Efficiency 2 cells VRM 380V 
Efficinecy 1 cell VRM 380V
Efficinecy 1 cell VRM 360V
Efficiency two stages (380V 12V - VRM 12V)
FIGURE 3.23: Total system efficiency: in red for 1 cell VRM
380V single stage proposed, in blue 2 cells VRM 380V single
stage proposed, in magenta for the two stages approach (data
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Output current [A]

















FIGURE 3.27: Primary RMS current varying output current.
To validate the effectiveness of the ZVS strategy at primary side, in Fig. 3.28
are reported the ZVS transitions. From Fig. 3.28(a) and Fig. 3.28(c) it follows
how the ZVS transition is ensured by IcirHB , whilst, in Fig. 3.28(b) and Fig.






























FIGURE 3.28: Waveforms ZVS operations: (a) t1-t2, (b) t5-t5 (c)
t7-t8 and (d) t11-t12
Transient-response measurements obtained at Vin = 380V and Vout = 1.8V
are shown in Fig. 3.29 where the output voltage has a resistive behavior,
where in this case the control bandwidth is 70KHz. The transient was per-
formed by two Dynamic Load Tools (DLT100AGEVB) in parallel the slew
rated is 300A/µs from 22A to 82A. The proposed converter fully meets the
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The first phase is the flying capacitor pre-charging. In cyan is reported
the flying capacitor voltage vCf which is started-up before the VRM enable
signal. The flying capacitor is charged with a fixed current coming from the
P-MOS, connected to the input voltage. Once the voltage on the flying capac-
itor reaches the zener voltage of the diode in parallel with the flying capacitor
(as reported in Fig. 3.10), the zener starts to conduct to keep the flying capac-
itor voltage slightly above the half of input voltage. Once the precharging
signal falls the pre-charging auxiliary circuit stops to conduct and the first
phase finished. The second phase starts when the VRM is enabled, and the
converter starts to power-on the load. In this phase the switching frequency
is low which can causes high ripple on the flying capacitor as it is possible to
get from Fig. 3.30(b). Furthermore, during the start-up procedure the reso-
nant transition is boosted because of the circulating current has not reached
the steady state.
3.7.1 HBPS-QR with coupling inductor experimental results
Finally, in Fig. 3.31 is depicted the prototype realized with coupling induc-
tor for the current doubler. The converter implemented with noncoupled
(Fig. 3.22) inductor presents slightly the same power density. In Fig. 3.32
reports the efficiency comparison between the coupling current doubler (in
blue) implemented with CL1108-2-50TR-R and the noncoupled current dou-
bler (in red) performed by using TDK-VLB7050HT-R09M. The main passive
components parameters for the converter implemented with coupled induc-
tance current doubler are as follows: Lr = 28.8µH , L0 = 380nH M = 300nH
(EATON CL1108-2-50TR-R), Cr = 209nH , whereas the elements parame-
ters for the converter implemented with a traditional solution are as follows:
Lr = 28.8µH , Lout = 90nH (TDK-VLB7050HT-R09M) and Cr = 342nH . The
switching frequency in light load are almost the same for both experiments
410kHz.
FIGURE 3.31: Test board VRM from 380V to 1V8 with coupled
inductor.
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Efficiency measurements comparison are depicted in Fig. 3.32, including
converter driving losses at nominal output voltage Vout = 1.8V and Vin =
380V . By using inverse coupling inductors the efficiency can be improved
by 3.6% at full loads and by 1.4% in light load. Instead, at high load the
big difference in efficiency is mainly due to the higher current capability that
offers the HBPS-QR with coupling inductor, as reported in section 3.5. In
fact, HBPS-QR coupling inductor presents lower frequency variation in the
entire load range (i.e. in the experiment proposed in Fig. 3.32 the frequency
variation between light load to high load is from 400kHz to 495kHz). On the
other hand, noncoupled configuration offers lower current capability, and
therefore higher frequency variation from light to high load condition (i.e. in
the experiment proposed in Fig. 3.32 the frequency variation between light
load to high load is from 400kHz to 630kHz).
Output current [A]















Efficiency 1cell with coupling inductor (CL1108-2-50TR-R)
Efficinecy 1cell without coupling inductor (TDK-VLB7050HT-R09M )
FIGURE 3.32: Efficiency comparison between coupled inductor
and noncoupled inductor double current with the same tran-
sient inductance obtained at nominal output voltage Vout =
1.8V and Vin = 380V .
In Fig. 3.33 is reported the maximum voltage of the resonant voltage, in all
load conditions, for both coupled inductor and noncoupled inductor double
current. From Fig. 3.33 it is possible to notice how the coupled inductor
configuration presents higher resonant voltage (in blue). This behaviour is
analytically described in equations 3.26 and 3.25.
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Output current [A]


















 using coupling inductor (CL1108-2-50TR-R)
V
ph
 without coupling inductor (TDK-VLB7050HT-R09M)
FIGURE 3.33: Maximum voltage on the resonant voltage com-
parison between coupled inductor and noncoupled inductor
double current with the same transient inductance obtained at
nominal output voltage Vout = 1.8V and Vin = 380V .
Whilst in 3.34 is experimentally reported and validate the higher current
capability obtained with coupled inductor configuration. As it is reported in
section 3.5, the higher power capability of coupling inductor configuration
gives lower frequency variation in all entire load. This is also proven from
the efficiency plot where at maximum load the coupled inductor prototype
gives 3.6% higher efficiency comparing with noncoupled configuration.
Output current [A]

















 without coupling inductor (TDK-VLB7050HT-R09M)
f
sw
 with coupling inductor (CL1108-2-50TR-R)
FIGURE 3.34: Switching frequency comparison between cou-
pled inductor and noncoupled inductor double current with
the same transient inductance obtained at nominal output volt-
age Vout = 1.8V and Vin = 380V , at different load condition.
In Fig. 3.35 and 3.36 are reported the main experimental waveforms re-
spectively for coupled and noncoupled HBPS-QR for current-doubler imple-
mentation. It is possible to notice how the RMS current at primary side is
slightly the same for both configuration, since it is mainly dominated from
the freewheeling current at primary side that is the same for both prototype
(same on-time at primary side Tsh).
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FIGURE 3.35: Main experimental converter waveforms at dif-
ferent load conidition for 1 phase prototype realized with cou-
pling inductor: (a) Iout = 0A, (b) Iout = 20A, (c) Iout = 30A and




















FIGURE 3.36: Main experimental converter waveforms at dif-
ferent load conidition for 1 phase prototype realized without
coupling inductor (i.e. Lout = L0 − M considering output in-
ductances used in Fig. 3.35): (a) Iout = 0A, (b) Iout = 20A, (c)
Iout = 30A and (d) Iout = 60A
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3.7.2 HBPS-QR comparison between different primary side
FETs
In Fig. 3.37 are depicted efficiency measurement with Lr = 28.8µH , Lout =
150nH and Cr = 200nH implemented with semi-interleaved transformer us-
ing two different primary side FETs. From Fig. 3.37 it follows that the unique
figure of merit for selecting the primary side MOSFETs depends mainly from
the output parasitic capacitance Coss. The efficiency obtained with BSZ42DN25NS3
has an higher efficiency in almost all load condition except for the high load,
where the impact of the Rdson is important.
This experimental result validate the design procedure reported in section
3.6.2.
Output current [A]



























FIGURE 3.37: Efficiency comparison between different primary





Magnetics for FBPS-QR and
HBPS-QR
Resonant or soft switching topologies such as the proposed FBPS-QR and
HBPS-QR can provide relief from the high switching loss ensuring high switch-
ing operation. One disadvantage of resonant scheme is the increased of size
and conduction losses produced by the circulating energy. The goal of this
chapter is to present a new improved integrated magnetic solution for the
use in FBPS-QR. Moreover two transformers for HV POL converter has been
proposed here. The magnetic structures are simulated using 3D FEA verifi-
cation and verified in hardware design.
4.1 Planar magnetics transformer and Integrated
Magnetics
Today, high power density and high efficiency VRM converter are funda-
mental to the profitable growth of the power. In Chapter 2 and 3 it is high-
lighted how important is to find out an appropriate topology for such kind
of application, but actually high performance inductor and transformer are
mandatory to reach high performance. Planar magnetic component using
printed circuit board (pcb) windings are attractive due to their good thermal
performance, high precision design and high repeatability. These advantages
make planar magnetics attractive in VRM application where high switching
frequency, high power density and repeatability are needed [92].
Hence, it essential to integrate passive parts of the converter in order to
increase the field density and transport more energy from the primary to the
secondary side of the converter. Many techniques has been used for integra-
tion of passive magnetics using even the parasitic element of the structure,
such as leakage inductances and stray capacitance. However, it is important
to control the impact of such parasitic to contain the copper losses and EMI
issue.
4.2 Integrated Magnetics for FBPS-QR
Power inductors and transformers size are the primary determinants of power
density in low voltage application especially in the proposed FBPS-QR which
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presents four magnetic components: transformer, resonant inductance and
current doubler inductances.
The proposed converter, described in Section 2.3, is a topology with a full
bridge at primary side and a current doubler rectifier at the secondary side.
The current-doubler rectifier has been proven to be suitable for high current
dc-dc converters [93]. Compared with the conventional center-tap rectifier,
the current-doubler rectifier has a simple structure of the transformer, and it
halves the secondary winding conduction loss. In order to meet the require-
ments of modern POL converter here are discussed some integrated mag-
netic solutions. Several integrated structures have been proposed in litera-
ture to integrate the current doubler components into a single core [94], [95]
and [96]. In this section we will discuss first a different geometrical approach
to integrate a current-doubler with a transformer by using a planar technol-
ogy and the second an innovative integration of transformer, output induc-
tances and the external inductor connected to the primary side required for
ZVS operation, using a single magnetic component.
4.2.1 Integrated magnetics current doubler and transformer
The first solution, to reduce the converter size, is based on integration of
transformer and the current-doubler inductances into a single core with an
external inductance for Lr. The structure uses two PCBs and EE cores (or E
with I core) and it is represented in Fig. 4.1(a) with a cross section reported
in Fig. 4.1(b). The top PCB implements the transformer windings and the
second, on the bottom of the structure, collects the total current of the in-
ductors of the current-doubler. This integration uses a similar approach of
a typical integration magnetic techniques [94], [97] in which the flux of the
transformer core coincides with the flux of the output inductors. The pro-
posed topology has very small output inductors each of which is realized
using a single winding. The main difference of this integration respect other
solutions is the shape of the output inductor coil that it is placed on a vertical
plane and not on a horizontal plane, where the primary transformer coil is
present. The flux of each inductor φ1,2 flows in the lateral legs of the E core,
as reported in Fig. 4.1(a). In the two legs there are also two air gaps that
determine the values of Lout1,2. The equivalent electric circuit is reported in
Fig. 4.1(c), in which the current flowing in the two terminals OUT1 and OUT2
is the sum of the transformer current and the inductor current. Instead, the
output current of the pin COM collects the current of the two output induc-
tors.
Considering the magnetic structure of the proposed transformer reported
in Fig. 4.1(b) it is useful to study the dependencies of the inductances with
the geometry.
Considering now the reluctance ℜc due to the lateral gap, here the equiv-

























FIGURE 4.1: a) Three dimensional view of the integrated mag-
netic with iLout1path highlighted b) Cross section with the mag-
netic flux c) equivalent electrical model
where Ns = 1 considering the structure depicted in Fig. 4.1(a), lgap is the
gap length and Ae is the equivalent core section area.
Winding losses
Winding losses in the proposed transformer increase dramatically with high
frequency due to skin and proximity effect. In the proposed transformer the
proximity loss is significantly reduced, since the primary and secondary cur-
rents are in phase [98]. However, in the proposed integrated transformer
the inductances of the current doubler are implemented with the lateral gaps
where are store the energy of Lout1 and Lout2 , which actually creates fringing
flux inducing eddy currents in the surface of nearby plates conductor, caus-
ing an higher ac resistance. In order to minimize the fringing effect, the PCB
windings near the air gaps are kept far away. Fig. 4.2 shows the FEA sim-
ulation results of the fringing effect on the air gap with different windings
locations. In Fig. 4.2 are reported the primary resistance Rac (Fig. 4.2(a)) and
the inductance resistance Rac (Fig. 4.2(b)) comparison between classic wind-
ings arrangement and graduated windings arrangement around the gap. In
Fig. 4.2(c) and Fig. 4.2(d) are depicted respectively the FEA simulation of
the distribution ohmic losses in classic windings arrangement and graduated
windings arrangement at 1 MHz. From Fig. 4.2(c) and Fig. 4.2(d) it follows
that the losses around the gap are reduced at high frequency adopting the
graduated windings arrangement affecting partially the DC resistance.












































FIGURE 4.3: a) Three dimensional view of the integrated mag-
netic with iLout1path highlighted; b) cross section with the mag-
netic flux; c) equivalent electrical model; d) simplified electrical
model
ZVS and energization modes
From the circuit in Fig. 4.4 the following equation are derived:
Vin = (V1 + V3) (N1 −N2) (4.2)




N1Iin + Icc1 = IL1
N2Iin + Icc1 = IL2
N1Iin + Icc2 = IL1
N2Iin + Icc2 = IL2
(4.3)
Considering L3 = L1 and L4 = L2, it follows that Icc1 = Icc2 = Icc, so
V1 = V3 and V2 = V4. In fact, in this phase there is no current that flows
from node COM. From equations (4.2) and (4.3) and from aforementioned
consideration, it is possible to derive the following equations system:
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2 = Linsec,cc (4.7)
Assuming the output transformer shorted, the shorted current Icc is cal-
culated as follows:
(4.8)























In Fig. 4.5 are depicted the magnetic flux during the ZVS energization.
From Fig. 4.5 it is interesting to notice that the dc flux in the middle plate is
reduced due to magnetic flux cancellation. This is paramount important to
consider since the overall volume can be reduced.
Resonance modes




0 = N1V1 +N2V2 +N1V3 +N2V4
Vsecx = V1 + V2
V4 = −V3
(4.11)
from which it follows:








N1Iin + Ioutx = IL1
N2Iin + Ioutx = IL2
N1Iin + Iouty = IL3
N2Iin + Iouty = IL4
(4.13)


























FIGURE 4.6: Resonance modes
from which it derives:
{
Iin · (N1 −N2) = IL1 − IL2
Iin · (N1 −N2) = IL3 − IL4
(4.14)
the expression can be rewritten as:
IL1 − IL2 = IL3 − IL4, (4.15)
assuming the following IL1 = V1sL1 , IL2 =
V2
sL2












. Considering the aforementioned equations it follows
that:
(V1 − V3) =
L1
L2
· (Vsecx − V1 + V3), (4.16)







· (V1 − V3), (4.17)
and




from V1 + V3 = −Vsecx · N2N1−N2 is obtained:
V1 = Vsecx ·
L1·(N1−N2)−N2·(L1+L2)
2 · (L1 + L2) · (N1 −N2)
(4.19)
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the profile of the magnetic part, because the bottom windings can be realized
on the main board.
4.3 Experimental results of Integrated magnetics
for 48 V VRM FBPS-QR
To demonstrate the effectiveness of the proposed integrated structures two
prototype have been realized for FBPS-QR converter for 48 V VRM applica-
tion.
Fig. 4.8 shows the integration of the current-doubler described in Fig. 4.1
with an external inductor mounted on the top, the total size is 15.2mmX 24.7mm.
Instead, Fig. 4.9 shows the proposed architecture of Fig. 4.3 that has a dimen-
sion of 15.2mm X 23.5mm . The values of the equivalent output inductors
Lout is 120 nH, the equivalent resonant inductor Lr is 1.7 µH and the equiv-
alent turns ratio n is 6. Each magnetic module can supply a current up to
60 A with 1.8 V of output voltage. The switching frequency is about 560 kHz
for each phase. The measured efficiency comparison is depicted in Fig. 4.10.
The magnetics integrated structures have lower efficiency, but higher power
density. In general lower efficiency in the integrated structures, comparing
with the discrete structure, is caused by copper losses, as discussed in sec-
tion 4.2.1. The long paths of output inductances depends from the trans-
former size which actually depends from the output voltage as reported in
eq. (3.12), this can be easily demonstrated by looking at Fig. 4.10. In Fig. 4.10
it is possible to notice how the efficiency in high load is extremely degraded
comparing with discrete solution.
FIGURE 4.8: Prototype of the integrated magnetic of Fig. 4.1
with the resonant inductor on the top.
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FIGURE 4.9: Prototype of the integrated magnetic of Fig. 4.3.
Output current [A]














Integrated magnetic of Fig. 4.11
Integrated magnetic of Fig. 4.12
FIGURE 4.10: Efciency comparison between discrete solution,
integrated magnetic solution depicted in Fig. 4.1 (in red) and
full integrated magneric solution in yellow, for FBPS-QR for 48
V VRM application.
4.4 Transformer realization for HBPS-QR
The converter proposed in chapter 3 is an evolution of the FBPS-QR con-
verter presented in section 2.3. In this dissertation has been widely discussed
the power density issue introduced by the FBPS-QR. FBPS-QR needs four
magnetic components as HBPS-QR. HBPS-QR would had been realized with
center-tapped as rectifier which can reduce the size of the output inductor,
as demonstrated in section 2.5.1, however center-tapped rectifier suffers of
higher copper losses in the transformer windings. On the contrary, the cur-
rent doubler rectifier reduces the number of the primary windings turns by
half compared to the center-tapped rectifier. This is paramount important
to consider because by adopting current doubler rectifier the parasitic stray
capacitance between primary side and secondary side are contained.
In section 4.2 are presented two different integrated magnetic topologies
suitable for a VRM application, these structures integrate respectively 3 and
4 magnetic components in one core. For HBPS-QR are not proposed mag-
netic integrated structures but actually they can be realized using the same
concept applied for FBPS-QR, presented in section 4.2. Instead, for HBPS-QR
is discussed the realization of the transformer for HV POL application.
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In section 4.1 has been widely discussed how planar magnetics are very
attractive for VRM application. High voltage input using planar magnetic
structure introduces some essential difficulties such as the effect of the par-
asitic components on the converter functionalities at such VRM switching
frequency (i.e. 300kHz to 1MHz). As discussed in section 4.1 the parasitic
stray capacitance of the transformer is produced by inter-winding capaci-
tances Cw. Moreover, in section 3.2 is discussed the important impact that
inter-winding capacitances has on the ZVS performance at primary side of
FBPS-QR, that actually does not affect the ZVS capability of HBPS-QR, but
influences the resonant tank components. In Fig. 4.11 is reported the pro-
posed HBPS-QR converter considering the parasitic stray capacitance of the
actual transformer. To simplify the analysis the leakage inductance Lk is ne-
glected since Lr >> Lk.
The purpose of this section is to estimate the actual effect of the non-ideal
transformer on the converter functionalities for HBPS-QR working as HV







































FIGURE 4.11: HBPS-QR converter with the parasitic stray ca-
pacitance transformer model.
4.4.1 Transformer fully-interleaved
In general a layer structure arrangement fully-interleaved reduces the ac
winding resistance if the powering phase of the secondary is at the same time
on the primary side. On the other hand, fully-interleaved structure increases
the intrwinding capacitance, which, in high voltage applications, can pro-
duce several issues, such as, EMI problem and converter functionality issue.
In this subsection will be discussed, through an analytical model, the effect
of the stray capacitance on the converter functionalities. Finally experimen-
tal results will be presented to underline the effect on the resonant transition
caused by stray-capacitance and the EMI issue.
Based on the schematic depicted in Fig. 4.12 it is possible to define the
new resonant angular frequency considering the parasitic stray capacitance
of the transformer Cw:


















FIGURE 4.12: Equivalent resonant tank during resonant transi-
tion considering the interwindings capacitance Cw.
where the parasitic stray capacitance Cw is basically due to the electrical
coupling between the primary and secondary windings. In the case of planar
transformer, static layer capacitances can easily be estimated, since the wind-
ings arrangement can be assimilated as a two parallel conductive plates, thus





where εr is the relative permittivity of the dielectric material between two
layers (i.e for FR4 εr = 4.4), ε0 is the permittivity of air, S represents the
overlapping area of the two plates, d is the distance between two layers and
no are the primary side layers exposed to secondary side layers.
From equation 4.23 it follows that the resonant on-time depends on the
transformer geometry. Thus, the design of the transformer yields in a balance


















FIGURE 4.13: Variation of Tres in function of parasitic stray ca-
pacitance with Lp = 30µH , Lout = 150nH , Cres = 135nF and
n = 20, considering the converter in Mode A.
An important advantages of fully-interleaved structure is that the current
is almost equally distributed in the paralleled windings layers, reducing the
overall copper losses, but the transformer works also as resonant component
[99] as it is possible to get from Fig. 4.13. In fact, the resonant transition it is
almost dominated by parasitic stray-capacitance once Cw is around 1nF.
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Comparing with semi-interleaved transformer the AC resistance at the switch-
ing frequency is 3 times less, moreover at high frequency the overall perfor-
mance is very good. Thus, the proposed solution can provide higher effi-
ciency maintaining the same ZVS capability, as in semi-interleaved proto-
type, at primary side.
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FIGURE 4.15: Rac of transformer prototype 20:1 realized in
fully-interleaved structure.
In Fig. 4.16 is reported the experimental leakage inductance of the pro-
posed fully-interleaved transformer. As a fully interleaved structure the value
of the leakage inductance is contained, reducing EMI issue and proximity ef-
fects.
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FIGURE 4.16: Lk of transformer prototype 20:1 realized in fully-
interleaved structure.
Considering the actual model of the converter with non-ideal transformer
depicted in Fig. 4.17. The capacitance Cw is responsible of unwanted reso-
nances and oscillations of the primary and secondary side currents, reducing
the system’s efficiency and functionalities. Using the prototype in a fully-
interleaved arrangement it is possible to investigate on CM noise consider-
ing a voltage with a certain dv/dt generated during the powering phase of
HBPS-QR.
In Fig. 4.18 are reported in green the CM noise effect on the primary cur-
rent. Considering the schematic in Fig. 4.17, the current ipCMnoise reported in







































FIGURE 4.17: HBPS-QR converter schematic with the effect of
commom mode noise at primary side.
Fig. 4.18 presents a peak of 100 mA during the resonant transition. The ex-
periment was done with a switching frequency of 350kHz and input voltage
of Vin = 200V because the functionality at full input was not stable due to
CM noise issue. From this experiment it is possible to understand how the
parasitic capacitance of the transformer can heavily affect the performance
of the converter, since the proposed topology uses a resonant parallel tank to




FIGURE 4.18: Main experimental waveforms of HBPS-QR con-
verter schematic with the effect of commom mode noise at pri-
mary side.
Thus, the resonant transition is affected by the actual parasitic capaci-
tance, as reported in equation (4.23). The main issue comes from the rectifi-
cation of the resonant voltage. In fact the total Q factor of the resonance is
deteriorated due to the injected current at primary side. The reduction of the
Q factor results in a non ideal resonant voltage which could not reach the
voltage threshold for enabling the ZVS predictor circuit.
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The turns ratio of the transformer is 20:1. As can be noticed in Fig. 4.19(b)
the winding area of the transformer is not fully filled, to contain the parasitic
transformer stray capacitance Cw. The realized prototype has 100pF as stray
capacitance between primary side and secondary side. When the parasitic
stray capacitance is reported at secondary side it can be modelled by a dis-
crete capacitance equal to 20nF as demonstrated in section 4.4.1. With the
semi-interleaved structure, exposing only 4 faces between primary and sec-
ondary side, the resonant ot time increments by 7% considering the converter
parameters in table 3.2.
In Fig. 4.20 is reported the experimental AC resistance of the transformer
prototype depicted in Fig. 4.19(a). Considering the ratio between the ac re-
sistance Rac (i.e. at switching frequency) and the dc resistance Rdc it follows
that by adopting a non-interleaved winding arrangement the impact on the
ac resistance is important [97]. It is also possible to decrease Cw by reducing
the copper area, however the dc resistance increased. In this scenario it is
essential to calculate the optimal solution considering all effects, finding the
optimal winding structure and copper area for the transformer.
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FIGURE 4.20: Rac of transformer prototype 20:1 realized in
semi-interleaved structure.
By adopting a non-fully interleaved structure, the leakage inductance for
the proposed transformer is high, as reported in Fig. 4.21. An high value of
leakage inductance my appear as a benefit for this topology, since the pri-
mary inductance needs to be integrated with an external inductance, but ac-
tually large value of leakage inductance affects the efficiency of the converter,
causing proximity effect on the transformer windings, increasing the ac re-
sistance.
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FIGURE 4.21: Lk of transformer prototype 20:1 realized in semi-
interleaved structure.
The strategy proposed in section 4.4.3 is confirmed to be the best solution
for the proposed HBPS-QR. Semi-interleaved structure is the optimal trade
off between ac resistance and EMI issue. The optimal solution is reached
by reducing the number of layers at primary side exposed directly to the
secondary side, which reduced the static layer capacitance by enhancing the
distance. In general the windings arrangement should results in the minimal






Today, every digital load such as CPU, GPU, ASIC, etc., are powered by a
Voltage Regulator Module (VRM), called also Point-of-Load converter (POL).
These circuits are placed closed to the digital load to contain copper losses
dissipation down to the digital load and ensuring all dynamic requirements.
The problem is exacerbated with the current trend: reducing the size of all
forms, increasing the efficiency of the system and increasing the power den-
sity. Investing of alternative power conversion topology is one of the ap-
proaches to increase the power conversion efficiency but actually the limita-
tion imposed by the power distribution system architecture can not be over-
come by the single dc dc converter. For this reason in the last few years the
transition from 12 V to 48 V bus at rack level has been demonstrated to in-
crease the overall rack efficiency resulting in optimized conversion system,
if a single stage VRM is adopted from 48 V. Because of the rapid growth of
cloud computing, energy consumption is still increasing and the 48 V bus
will not carry the high current required. In this scenario a new power distri-
bution architecture at rack level is proposed replacing the 48 V bus with 380
V bus. It is clear that boosting the overall data center power efficiency can be
easier if less conversion stages are used. One possible solution is to adopt a
single stage conversion from 380 V working as HV POL.
In the beginning, a general analysis of the constrains for HV POL con-
verter is proposed to clarify the challenges of the converter. Different topolo-
gies are presented allowing us to compare the advantages and disadvantages
between all topologies. Chapter 1 proposes an HV POL based on FBPS in
ISOP configuration which simplified the transformer design by allowing a
lower turns ratio yielding the dynamic requirement, but actually can not en-
sure phase shedding operation. Chapter 2 focuses on a new high step down
isolated converter based on quasi resonant converter. The proposed solution
is suitable to guide optimal design in different applications, for example 48
V VRM for the single stage 48 V approach, ensuring fast phase shedding and
flat high efficiency curves even at light load condition. The proposed topol-
ogy have been tested for VRM and DDR applications from 48 V.
Next a IBC converter is presented based on FBPS-QR with center tapped
rectifier designed as first stage from 380 V to 12 V. The proposed converter
can be regulated ensuring a stable 12 V for the VRM input voltage, with
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FIGURE 5.1: Efficiency comparison between 48 V VRM bases
on FBPS-QR (in red) and 380 V VRM HBPS-QR (in blue).
high power density for a 600 W application. From the experimental results
it follows that the only limitation comes from the primary side MOSFETs.
Then an evaluation for FBPS-QR as HV POL is performed highlighting that
the main limitation comes from the high voltage rating at primary side and
the high transformer turns ratio. In attempt to improve the performance for
primary side switches, improving the power capability and reducing the re-
quired transformer turns ratio, a multilevel HV POL based on double half
bridge is studied. The proposed topology ensure higher voltage capability
but actually the two powering modes create problem in light load condition
increasing the voltage of the resonant transition.
In chapter 3 is presented an HV POL based on multilevel topology and
resonant operation, ensuring ZVS both at primary and secondary side. Com-
paring with FBPS-QR the voltage stress on primary MOSFETS is half the volt-
age input, allowing to use lower voltage MOSFETs which are less affected
from the Coss nonlinear behavior. Moreover, half of turns ratio of the planar
transformer is required comparing with FBPS-QR. The secondary side is im-
plemented in a current-doubler topology where both the noncoupled and a
coupled-inductor versions are proposed. Then, to demonstrate the where-
withal of the proposed solution experimental results are presented showing
the high performance and the effectiveness of the proposed HV POL.
It is also interesting to compare the 380 V VRM based on HBPS-QR with
48 V VRM based on FBPS-QR. Both of them present the same dynamic per-
formance. Both prototypes have slightly the same power density as reported
in Fig. 2.20 and Fig. 3.22. The main difference comes from the efficiency
comparison. As depicted in Fig. 5.1, 380 V VRM based on HBPS-QR has
higher efficiency in light load due to lower copper losses at the primary side,
the peak efficiency is slightly the same while in high load the secondary side
losses are dominated in 380 V VRM because of different secondary side MOS-
FETs between the solutions. In general from the efficiency comparison it fol-
lows that by increasing the step down of the quasi-resonant converter, here
proposed, the efficiency increases. In fact, overcoming the limitation regard-
ing the ZVS at primary side, by using a multilevel topology, it is possible to
step down from 380 V to 1.8 V with higher overall efficiency.
In chapter 4 are presented two different integrated magnetic solutions for
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48 V VRM based on FBPS-QR proposed in chapter 2. The first integrated
structure has a transformer and the current doubler inductances realized us-
ing a single core whilst the second integrates even the primary inductance
in one core. Both integrated magnetic structures have been tested showing
good efficiency performance with a very high power density. Chapter 4 also
cover the modelling design and realization of the transformer for HV POL
based on HBPS-QR converter. Experimental results confirm the equivalent
electric structure of the transformer.
In conclusion, this research has proposed a quasi-resonant multilevel dc-
dc converter, which performs a VRM function and provides a microprocessor
core voltage rail directly from the 380 V bus. The proposed converter reaches
high efficiency and power density. HBPS-QR presents higher ZVS capabil-
ity at primary side, comparing with FBPS-QR, due to the independance from
parasitic stray capacitance. Moreover, by using ZVS at secondary side HBPS-
QR is able to achieve high efficiency with high dynamic performance, offer-
ing high power density, comparable with 48 V VRM converter. This is also
obtained by using a multiphase approach that implements a novel current
sharing technique. Moreover, a double current coupling inductor is proposed
showing higher efficiency comparing with noncoupled configuration at the
same transient responses. The proposed dc-dc quasi-resonant converter fully
meets the goals of providing a direct conversion from 380 V to main com-






A.1 Vout in function of Tφ
Considering the equation of the resonant transition Vph1 depicted in Fig. 2.8,
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demonstrated in Section 2.3.2.
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where α = nVinLout+VoutLp
Lp+n2Lout
and is used the relations: sen (π + x) = −sen(x)
and sen (π − x) = sen(x).
A.2 Req for small signal model of FBPS-QR
Here the demonstration of Req parameter for the small signal depicted in Fig.
2.14 analysis is carried out.
Considering the average value of vph in eq. (2.12) averaging its value over
TrB reported in eq. (2.13) is possible to derive:



































where Tφ is given by eq. (2.10).
Now under hypothesis that Icir and the inductance ripple ∆ILout do not
depend from the variation of the output current is possible to calculate the

















































A.3 Vout in function of ∆Tstart















where α = LpLout∆Iωcc
VoutLp+nVinLout
and using the following simplification cos−1(x) ≃
π
2


































now is possible to rewrite the equation A.6.
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